# ISLAMIC UNIVERSITY OF TECHNOLOGY (IUT) <br> ORGANISATION OF ISLAMIC COOPERATION (OIC) <br> DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING 

Mid-Semester Examination
Course No.: EEE 4761
Course Title: VLSI Circuits-I

Winter Semester, A. Y. 2022-2023
Time: 90 Minutes
Full Marks: 75

There are 3 (three) questions. Answer all 3 (three) questions. All the questions carry equal marks. Marks in the margin indicate full marks. Do not write anything on the question paper. The symbols have their usual meanings.

1. a) Explain the concept of full custom, and any of the semi-custom styles (among

10 ASICs, FPGA, etc.) of VLSI system design. Distinguish the difference
(CO3, PO5) between full custom and semi-custom system design.
b) Sketch the two input XOR logic using transmission gate (TG) from the logic 15 circuit as shown in Figure 1. Determine the output using truth table.
(CO3, PO4)


Figure 1. Two input XOR Logic gate


Figure 2a. Pseudo-CMOS inverter using n-type transistors
b) Using the voltage transfer curve (VTC) of a CMOS inverter from Figure 2b, show the different operating regions and identify the location of the following (CO1, PO2) voltages: $\mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{OL}}$, and $\mathrm{V}_{\mathrm{OH}}$.


Figure 2b. VTC curve of CMOS Inverter
3. a) For the given function, $F=\bar{A} B C+A \bar{B} C+\bar{A} \bar{B} C$, determine the truth table, and if each of the gate is implemented as CMOS gate, determine the number (CO3, PO4) of transistors needed to build this logic.
b) For the following circuit in Figure 3, determine the unknown voltages: $\mathrm{V}_{1}, \mathrm{~V}_{2}$, $\mathrm{V}_{3}, \mathrm{~V}_{4}$, and $\mathrm{V}_{\text {out }}$. Assume that, all the n-type transistors have same threshold
(CO3, PO4) voltage $\left(\mathrm{V}_{\mathrm{T}}\right)$ of IV , and supply voltage, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$. Ignore the body effect.


Figure 3: A pass transistor circuit

