) [2]

ISLAMIC UNIVERSITY OF TECHNOLOGY (IUT) ORGANISATION OF ISLAMIC COOPERATION (OIC) Department of Computer Science and Engineering (CSE)

MID SEMESTER EXAMINATION DURATION: 1 HOUR 30 MINUTES

WINTER SEMESTER, 2022-2023 FULL MARKS: 75

CSE 4305: Computer Organization and Architecture

Programmable calculators are not allowed. Do not write anything on the question paper.

Answer all 3 (three) questions. Figures in the right margin indicate full marks of questions whereas

- 1. The development division of the companya AG is tembrical on a project to create an application yield microfied for a wide enging user base. The development phase is expected to span to years. During the design phase of the application, the youtlined the features and arthritisture of the system to ensure adaptability for the ever-increasing user base over the subsequent two years. Additionally, they planned to optimize only a certain number of features to be fast and efficient based on popularity. To handle the hardware failure issues, multiple servers will be set up also the Additionally, they of the company company the profession sorting queries. They decided to integrate the chancement only if the overall performs sorting queries. They decided to integrate the chancement only if the overall performs aroning queries. They decided to integrate the chancement only if the overall performs aroning queries. They decided to integrate the enhancement only if the overall performs aroning queries. They decided to integrate the enhancement on it is the properties of the processor becomes at least 3 times faster.
 - a) Consider the application system being developed by the development division. With a brief explanation state the ideas incorporated into the system to enhance its performance.
 - b) In the case of the R&D division, the enhancement to the processor will make the sorting task 29 times faster. Currently, the processor performs sorting 75% of the time. (COO)
 Calculate the overall speedup (improvement) achieved by the enhancement and assess whether (POI)
 - the R&D team will incorporate the enhancement to the processor or not.

 What teah replacing a change on a will be the R&D team of the representation of th
 - c) What technological changes can you identify from Figure 17 Do you think the trend in the graph will continue to be the same over the next decade? Justify your answer.



Figure 1: A graph for Question 1.c)

d) What is Power Wall?

PO1)

a) Suppose, in a RISC-V system, register x7 contains value 16. In the same register, you want to store the square of 16. Perform the task using a single RISC-V assembly instruction. (PO1)

b) Consider the data shown in Table 1 to design an interrupt mechanism to handle the given scenario and provide proper justification for choosing that mechanism.

Table 1: Data for Ouestion 2.b)

Programs	Duration of execution (s)	Arrival, t (s)	Priority
Execution of a C program	30	0	1
Keyboard input	6	11	5
Printer	5	8	3
Disk	12	15	3
Update Notice	3	20	2

Show each step of the execution process. Here higher value denotes a higher priority. c) Which concepts would you consider when designing a general purpose computer? Briefly

(CO4) explain your design implementation. (PO1)

```
Consider the program shown in Code Snippet 1.
```

Code Snippet 1: A C program for Question 3.

- a) Assume the values of array p from Code Snippet 1 above are stored in a RISC-V system. The base address of the array is 500. Show how the values are arranged in the memory and their corresponding memory addresses using a figure. You can represent the values of the array in hexadecimal instead of binary in the memory segments.
- b) The variables i, m, a, c, d, t and q in Code Snippet 1 correspond to the registers x9 through x15. The base address of the array is stored in x23. i. Convert the C program from line 6 to 16 into corresponding RISC-V instructions.
 - ii. Convert the RISC-V instructions generated for lines 6, 7, and 8 into machine codes. You can represent the values in hexadecimal instead of binary. The machine codes denoting
- the operation types of the instructions is not required. c) RISC-V ISA does not have any explicit NOT instruction. How is this instruction implemented

in RISC-V? Explain with an example.

Page 2 of 2