B.Sc. Engg. CSE 5th Semester

05 December 2023 (Morning

ISLAMIC UNIVERSITY OF TECHNOLOGY (IUT) ORGANISATION OF ISLAMIC COOPERATION (OIC)

SEMESTER FINAL EXAMINATION WINTER SEMESTER, 2022-2023 DURATION: 3 HOURS

FULL MARKS: 150

2 + 8(PO1)

(PO1)

(PO1)

(PO1)

8

(PO1)

(PO1)

(PO1)

 2 ± 8

(PO1)

CSE 4503: Microprocessors and Assembly Language

Department of Computer Science and Engineering (CSE)

Programmable calculators are not allowed. Do not write anything on the question paper. Answer all 6 (six) questions. Figures in the right margin indicate full marks of questions whereas corresponding CO and PO are written within parentheses.

a) What is addressing mode? Write a short note on I/O addressing with BIOS and DOS routine.

b) How does 8086 get the address of a particular Interrupt Service Routine (ISR)? Explain the concept using Interrupt Type#31.

c) To perform MUL and DIV operation, write assembly codes each for MUL and DIV using:

i. 8086 Register Addressing Modes

ii. 8086 Bit Manipulation Instructions

a) Write short differentiations between the following 8086 signals/instructions:

i. ALE and BHE ii LEA and OFFSET

iii. NOT and NEG

iv. AND and TEST

b) Based on the pin specifications (pin no. 24 to 31) of 8086 microprocessor, differentiate be-

tween the Minimum mode and Maximum mode operations.

c) Write an assembly language program structure to clearly state the operational differentia-

tion between LABEL and LOOF? In your program, you need to allocate exactly 64 Kbytes of memory for Data Segment, 1024 Bytes for Stack Segment and also consider that the size for Code Segment may exceed 64 Kbytes.

3. a) Draw the details of READ Bus timing diagram showing all the necessary signals of 8086 microprocessor. You should consider that the read operation is to be made from an input device with port address of 10000H. Consider that there are three WAIT states, interrupt flag (PO2)

is SET and DS register is in use for data accessing. b) Putting multiple processing element/core in a single IC is an intelligent solution. Explain with

a suitable example how this process is achieved and motivation of this action.

c) Which processor does include the parity-bit at memory segment for error-control and how? Draw and differentiate between the memory banks for 8085, 8086, 80386, and Pentium mi-

croprocessors. a) What is VM8086 Mode? Differentiate between the flag registers of 8085, 8086, 80286 and

CSE 4503 Page 1 of 2

80386 microprocessors.

Instruction Cycle.

microprocessor.

ing how this process is performed.

iii. List out of Co-processors for 80x86 Series
iiii. Machine Status Word (MSW)
iv. Floating Point Unit (FPU)
v. Paging

MACRO with respect to use of memory location.

and a Stack Segment be defined in a multi-segment model?

Write short notes on the followings using appropriate example/figure:
Memory Segment Overlapping of EMU8086 Emulator

b) What is Duty Cycle? Find out the relation among Clock State, Bus/Machine Cycle, and

c) With appropriate examples differentiate between the calling operations PROCEDURE and

a) What is multi-segment memory model? How can a Code Segment, three Data Segments,

b) What is Linear Address? Explain the concept of 5-stage U-pipeline or V-pipeline of Pentium

c) Global Descript Table (GDT) occupies 64KB of physical memory-Justify the statement explain-

(PO1)

(PO1)

(PO1)

2 + 6

(PO1)

(PO1)

(PO1)

Page 2 of 2