(CO2,

(CO2,

PO2)

ISLAMIC UNIVERSITY OF TECHNOLOGY (IUT)

ORGANISATION OF ISLAMIC COOPERATION (OIC) DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING

Semester Final Examination Course No.: EEE 4307

Winter Semester, A. Y. 2022-2023 Time: 3 Hours

Full Marks: 150 Course Title: Digital Electronics

There are 6 (six) questions. Answer all 6 (six) questions. The symbols have their usual meanings. Programmable calculators are not allowed. Marks of each question and corresponding COs and POs are written in the brackets.

- 1. a) Using r's complement, ('r' represents the base) perform the subtraction operations:
- (i) (46894)₁₀ (1883)₁₀, b) Prove the identity of each of the following Boolean equations, using algebraic
 - manipulation: (i) $AB\overline{C} + B\overline{C}D + BC + \overline{C}D = B + \overline{C}D$
 - $\overline{A}(A+B)+(B+A)(A+\overline{B})=A+B$
- 2. a) Design a Full-Adder using two-level NAND gates.
 - PO2) b) Design an adder that is capable to add four following 4-bit binary numbers 10 $A = A_1A_2A_1A_0$, $B = B_3B_2B_1B_0$, $C = C_3C_2C_1C_0$ and $D = D_3D_2D_1D_0$. (CO3.
 - Hint: You may use the Full-Adder Block that you have designed in auestion 2(a). c) Deduce the simplified expression of the following Boolean function using

Karnaugh-Map in SOP form: $F = (B+C+D).(A+B+\overline{C}+D).\overline{(A+B+C+D)}.(A+\overline{B}+C+D).\overline{(A+\overline{B}+C+D)}.$

3. a) Determine the state table and the state diagram of the sequential circuit shown in Figure 3.a.



Page 1 of 3

- Suppose you are given a supply of a 25 KHz square wave signal. Design a circuit that will take the mentioned square wave signal as input and give 12.5 KHz signal (CO3, with 25% duty cycle as output. PO2)
- 4. a) Show the logic diagram of a single bit memory cell using J-K flip flop.

(CO1. (CO2.

b) The following memory units are specified by the number of words times the number of bits per word. Calculate the number of address lines and input-output data lines that are needed in each case:

i. 2 K × 16

ii. 64 K × 8

iii. 16 M × 32 iv. 96 K × 12

 c) Calculate the number of 128K × 16 RAM chips needed to provide a memory capacity of 2MB. Show necessary calculations.

(CO2,

a) Design a sequence detector that has a form shown in figure 5.a. The output Z should be 1 if the input sequence ends in either 1000 or 0011 and Z should be 0 (CO3, otherwise.



b) Show the implementation of the following logic expression using CMOS. F = A.B.C + B.(A + C)

13 (CO2

10

PO1)

15

(CO2, PO2)

b) For the J-K flip-flops with inputs as shown in the Figure 6.b, sketch the time-line diagram for the Q_0 and Q_1 output relative to the clock pulse (CP).




Figure 6.b