


(CO2, PO2) b) Sketch the transistor-level circuit, and corresponding stick diagram of a given function of static CMOS: $F = \overline{A \cdot B} + \overline{C \cdot D}$.

a) For the given function, F = ABC + ABC + ABC, determine the truth table,

and if each of the gate is implemented as CMOS gate, determine the number (CO3, PO4) of transistors needed to build this logic. b) Discuss raising and falling time assymetry in complex combinational logic. From the below 3-input NAND logic circuit (Figure 1), determine the origin of (CO3, PO5)




a) Explain what shift register (SR) is and two basic operations. Explain the

Figure 1: NAND logic circuit with three inputs.

synchronous and asynchronous data loading in shift register. b) Design a 4-bits parallel in serial out (PISO) shift register (SR) as shown in Figure 2 using synchronous data loading. (Hint) Use AND/OR logic (CO4, PO5) combination for data loading in SR. Data in

(CO4, PO3)

Figure 2: Logic symbol for 4-bits PISO SR.



age 2 of 2