Date: December 15, 2023 (Afternoon)

M.Sc. TE. (2 yr), 1st Sem.

## ISLAMIC UNIVERSITY OF TECHNOLOGY (IUT) ORGANISATION OF ISLAMIC COOPERATION (OIC)

## DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING

Semester Final Examination Course No.: EEE 6199 Course Title: Solid State Devices Winter Semester, A.Y. 2022-2023 Time: 3 Hours Full Marks: 150

There are 8 (eight) questions. Answer any 6 (six) questions. All questions carry equal marks. Marks in the margin indicate full marks. The symbols carry their usual meanings. Do not write on this question paper.

1.	a)	Write short notes on Zener diode.	05
	b)	What are the equivalent models available for $p \cdot n$ junction diode? Draw the equivalent circuit and sketch the forward characteristics for each model.	10
	c)	With proper diagrams discuss the Evaporation method and Sputtering method for thin film deposition.	10
2.	a)	How can you categorize semiconductor photodevices? What are the different categories? $% \left( {{{\left[ {{{\rm{cat}}} \right]}_{{\rm{cat}}}}_{{\rm{cat}}}} \right)$	05
	b)	With neat diagrams, describe the working principle of $p{\cdot}n$ junction photodiode. Also draw its $I{\cdot}V$ characteristics graph for different photogeneration rate.	10
	c)	In solid-state device fabrication, what is the purpose of the diffusion and ion implantation process? With neat diagrams, describe the diffusion process. Write the advantages of ion implantation process over diffusion?	10
3.	a)	Describe the operation of enhancement type pMOSFET in all regions of operation. Also draw the IV characteristic curve of a typical pMOSFET clearly showing all regions of operation.	13
	b)	With neat diagrams discuss the working principle of a light emitting diode (LED). Draw the cross-sectional sketch of the standard LED package and briefly discuss the structure of the LED package.	12
4.	a)	With neat diagrams, describe nMOSFET fabrication process in details.	15
	b)	With figure, explain the body bias effect in a nMOSFET.	10
5.	a)	With diagram(s), derive the expressions of drain currents of an nMOSFET in linear and saturation regions of operation.	15
	b)	For an enhancement type nMOSFET, consider the aspect ratio to be equal to 2, the threshold voltage to be equal to IV and $\frac{e\mu}{2}$ to be $30\mu A/V^2$ . If the applied gate to	10

source voltage is 5V and the drain to source voltage is 3V, then describe in which region the nMOSFET is going to operate and determine the value of the corresponding current.

- 6. a) Consider an nMOS inverter with depletion type load. Supply voltage, V<sub>0</sub> = 5V, 13 Threshold voltages of load and driver are V<sub>4</sub> = 4 vM V<sub>4</sub> = 1V, vegetively. Required low level output voltage is less than 30% of V<sub>6</sub>. I.e., <u>df</u> for load and driver to 25µA<sup>-1</sup>X and 30µA<sup>-1</sup>, requerity. What will be the high-lowed coupled Calculate inverter ratio ignoring body effect of load. Choose suitable values of aspect ratios of load and driver nervoxy.
  - b) Derive the equation of edge times of nMOS inverter with depletion type load. Follow 12 the same transistor and circuit parameters as mentioned in Question 4(a).
- 7. a) For a CMOS inverter, consider the supply voltage to be SV. The threshold voltages of 20 the local and driver are -14 will IV, respectively, Levit, <sup>24</sup>/<sub>24</sub> for for and and driver he 15µAV<sup>2</sup> and 30µAV<sup>2</sup>, respectively. Consider the supper ratios of the load and driver to be 2 and 1. respectively. For the following range of impar voltage (Va) given in Table 1, draw the transfer characteristics of the CMOS inverter. Show the necessary calculations and the relevant piors to obtain the transfer characteristics.

Table 1											
Vin	.0V	1V	2V	3V	4V	5V	1				

- b) For a CMOS inverter circuit, describe the significance of inversion voltage.
- a) Write some of the disadvantages of nMOS inverter with resistive load.
  - b) Draw the nMOS circuit design and CMOS circuit design for 3 input NOR gate. 08
  - c) Draw the circuit diagram to implement the following Boolean expression using 12 CMOS logic,

 $F = (A + B)^{\circ}C + D$