M.Sc. Engg. (EE)

December 22, 2023 (Afternoon)

## ISLAMIC UNIVERSITY OF TECHNOLOGY (IUT) ORGANISATION OF ISLAMIC COOPERATION (OIC)

Semester Final Examination Course No.: EEE 6237 Course Title: IC Processing and Fabrication Technology Winter Semester, A. Y. 2022-2023 Time: 180 Minutes Full Marks: 150

There are 8 (eight) questions. Answer any 6 (sk) questions. All questions carry equal marks. Marks in the margin indicate full marks. Programmable calculators are not allowed. Do not write anything on the question paper. The symbols have their usual meanings.

- a) Discuss the key differences between BiCMOS and CMOS technology in brief. 10 Explain the operation of a BiCMOS two input: NAND gate with the help of a circuit diagram.
  - b) The VTC curve of BiCMOS inverter in Figure 1 shows smaller V<sub>04T</sub> at low input (V<sub>18</sub>), and comparatively higher (non-zero) V<sub>04T</sub> at higher V<sub>18</sub> signal as compared to conventional CMOS technology. Explain the origin of such behavior.



Figure 1: Comparison of VTC characteristics of CMOS and BiCMOS circuit.

- a) Evaluate the key differences between QFP SMT and "hole-through" IC packaging 10 technologies.
  - b) Explain any of the packaging technology as shown in Figure 2 along with 15 advantages, limitations, and applications.



Figure 2: Comparison of IC processing technologies.

 List down the dissimilarities (at least five) between MOSFET and TFT technology. State the poly-Si crystallization process from a-Si and its application to poly-Si TFT.

- a) Discuss how semiconductor chip is deferred from integrated circuit (IC). Illustrate 10 the IC fabrication life cycle.
  - b) Why interconnections engineering are so important to achieve optimal electrical behavior of an electronic circuit? Please discuss MOSFET contact resistance, interconnect Cu wire dishing issue, and interconnect wire capacitance impact as shown in Figure 3 on electrical performance.




Figure 3: IC Process issues: (a) contact resistance, (b) Cu wire dishing, and (c) wire capacitance.

- a) Discuss the following issues related to contact metallization and interconnections in IC fabrication:
  - i) Local Stress
  - ii) Metal Uniformity over length and area
  - iii) Reflectivity of Metal
  - b) Among CVD, thermal evaporation. E-beam evaporation, and sputtering metal deposition techniques as shown in Figure 4, discuss any two and distinguish the differences among them.




Figure 4: Metal deposition techniques: (a) CVD, (b) Thermal evaporation, and (c) E-beam evaporation, and (d) sputtering.

- a) Compare the diffusion and ion implantation processes in MOSFET fabrication with brief schematic figure.
  - b) Compare vacancy, interstitial, and intersticiality diffusion model in silicon.

- Compare the positive and negative photoresists (PR) material and processes in IC 10 fabrication with the brief schematic figure.
- b) Explain what is meant to photomask and state the reasons of photomask degradation. 15 Discuss the mask to wafer alignment process for IC fabrication as shown in Figure 5



Figure 5. Mask to wafer alignment process in IC fabrication technology.

- a) State various process steps to achieve silicon wafer from Silicon Ingot for MOSFET fabrication. Discuss several aspects of your preference of using either elass substrate or silicon wafer for semiconductor fabrication.
  - b) From Figure 6, discuss the advantages of ionic amorphous oxide semiconductors (IOAS) for the TFT process (controlling mobility, stability, etc.):




Figure 6: Ionic Oxide Semiconductor composition impact on mobility.