## ISLAMIC UNIVERSITY OF TECHNOLOGY (IUT) ORGANISATION OF ISLAMIC COOPERATION (OIC)

DURATION: 3 HOURS

## SUMMER SEMESTER 2022-2023

## CSE 4205: Digital Logic Design

Programmable calculators are not allowed. Do not write anything on the question paper.

- - b) Consider the following Boolean function:

## $F(a, b, c, d) = \sum_{i=1}^{n} (1, 3, 4, 11, 12, 13, 15)$

- c) Design a combinational circuit using logic gates to implement a 4-bit magnitude comparator for binary numbers A and B. Determine the logic expressions for the following outputs:
- a) Explain Race Around condition in a sequential circuit with an appropriate timing diagram Describe possible solutions to overcome this problem with proper justifications.
  - b) Design a sequential circuit using JK flip-flop which will have an external input (x), an external output (Z), and produce output, Z = 1 if the input sequence encounters the pattern "0110" or "101".
- a) Sequential circuits, with their memory, can be visualized using state diagrams. These diagrams come in various forms to best represent the circuit's behavior.
  - i. Compare and contrast between Moore and Mealy Finite State Machine (FSM).
  - ii. Convert the Finite State Diagram (FSD) in Figure 1 into the state diagram of the opposite
  - iii. Verify if the converted FSD from Question 3.a)ii is further reducible or not with proper





Figure 1: An FSD for Ouestion 3.a

b) Draw a logic diagram of a 5-bit Universal register using JK flip-flop. The register must perform the following operations as the given sequence.

- j. Memory State
- ii. Complement of the Current State
- iii. Set State
- iv. Reset State
- v. Load parallel data

£.	a) A switch-tail ring	counter is a type of binary counter that cycles through a specific sequence	
	of states instead	f counting up or down through all binary combinations.	

Draw a logic diagram of a 5-bit switch-tail ring counter using SR flip-flop.

List all unused states of this counter and determine their corresponding next-state for each unused state. Show that, if the circuit finds itself in an invalid or unused state, it does not return to a valid or used state.	7 (CO2) (PO2)
Me difference in provide designs in Quantian 4 will so that the circuit can reach a valid state	8

- Modify the logic circuit drawn in Question 4.8) so that the circuit can reach a value state from any one of the unused states.
- b) Prove that  $(x + y) \oplus (x + z) = x'(y \oplus z)$
- a) Design a synchronous counter using JK flip flop that has the following sequence: 0010, 0110, 1000, 1001, 1100, 1101, and repeat.
  Constraint: From the undesired states the counter must always go to 0010 on the next clock pulse.
  - b) What are the drawbacks of traditional encoders, and how can we address them to create more robust encoding methods?

6. a) Programmable Logic Devices (PLD) are a versatile category of digital circuits that offer significant advantages in logic design. PLDs excel at implementing custom logic functions through user-configurable connections. This programmability makes them ideal for a wide range of applications where flexibility and adaptability are crucial.

- Use an 8x4 Read-Only Memory (ROM) to create a circuit that takes a 3-bit binary number as input and outputs another binary number that represents the square of the input number.
- ii. Implement the following Boolean functions using a 3×4×2 Programmable Logic Array (PLA): (COS)

$$F_1(a, b, c) = \sum (3, 5, 6, 7)$$

$$F_2(a, b, c) = \sum (0, 2, 4, 7)$$

- b) Differentiate the following terms with proper example/figure: (COI) i. Synchronous and awynchronous counter (COI)
  - ii. Preset and clear input