May 16, 2024 (Morning)

B.Sc. in EEE, 2nd Semester

## ISLAMIC UNIVERSITY OF TECHNOLOGY (IUT) ORGANISATION OF ISLAMIC COOPERATION (OIC) DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING

Semester Final Examination Course No.: EEE 4203 Course Title: Electronics I Summer Semester, A. Y. 2022-2023 Time: 3 Hours Full Marks: 150

There are 6 (six) questions. Answer all 6 (six) questions. The symbols have their usual meanings. Programmable calculators are not allowed. Marks of each question and corresponding COs and POs are written in the brackets.

- a) A designer has a supply of diodes for which a current of 2 mA flows at 0.7 V. Using a 1-mA current source, the designer whites to create a refreence volges of 1.2 SV. (COI) Suggest a combination of series and parallel idodes that will effectively achieve the desired orozone. Find how many idodes are needed. Determine the voltage that is actually achieved.
  b) Explain the simifactors of mall signal or incremental resistance of a diode. Discuss
  - with an example how this resistance affects the voltage regulation across a diode for mail change in supply voltage or current through the diode. (CO1, PO1) c) Design the circuit of the Fig. (1c) so that  $V_0 = 3$  V when  $I_c = 0$ , and  $I_0$  changes by 20 09
    - i. Use the small-signal model of the diode to find the value of R. P
    - ii. Find the value of le of each of the diodes.
    - For this design, use the diode exponential model to determine the actual change in V, when a current I<sub>e</sub> = 1 mA is drawn from the regulator.



- a) Deduce the large signal pi model (with voltage controlled current source) of an NPN 088 BJT considering the fact that EBU is forward biased and CBJ is reverse biased for (COI, active mode of operation. Extend this equivalent circuit model for the same BJT for POI) saturation mode of operation. Find the expressions of collector current and base current.
  - b) Based on question 2(a), sketch the curve for l<sub>c</sub> versus v<sub>cm</sub> and justify l<sub>c</sub> decreases to 07 zero when you will move the BJT from active to deepest saturation. Formulate value (CO1, of v<sub>cm</sub> at the edge of staturation. PO1)

c) For the Fig. 2(c), find the value of the voltage V<sub>BB</sub> in the transistor operating in deep 10 saturation with β<sub>farcad</sub> = 8. Take V<sub>BE</sub> = 0.7 and β<sub>min</sub> = 30. (CO2,

PO2)



Fig. 2(c)

a) Analyse the following circuit given in Fig. 3(a) to determine the voltages at all nodes and the currents through all branches. Assume that the transistor β is specified to be (CO2, at least 50.



b) Evaluate the voltages at all modes and the currents through all branches in the circuit shown in Fig. 3(b) with the voltage feeding the bases to +10 V. Assume that  $\beta_{min} = (CO2, 30, and find V_v V_g, L_c and L_{22}.$ 





- a) Sketch an n-channel enhancement-type MOSFET with the proper biasing applied (V<sub>10</sub>≥<sup>−</sup>0V, V<sub>10</sub>≥<sup>+</sup>0V) and indicate the channel, the direction of electron flow, and the resulting depletion region. Briefly describe the basic operation of an enhancement type MOSFET.
  - b) Using the data provided in Table 4(b) and an average threshold voltage of V<sub>GS(TH)</sub>= 12 3V, (CO2,
    - Determine the resulting value of k for the N-channel enhancement type PO2) MOSFET.

Characteristics	Symbol	Min	Max	Unit
Gate Threshold Voltage (V <sub>DS</sub> = 10 V, I <sub>D</sub> = 10 µA)	Voscrm	1.0	5.0	Véc
Drain-Source On-Voltage (ID = 2.0 mA, Vos = 10 V)	V <sub>D5(m)</sub>		1.0	V
On-State Drain Current (Vos = 10 V, Vos = 10 V)	I <sub>D(ot</sub> )	3.0		mAd

. Sketch the transfer characteristics curve. (Show necessary calculation)

- a) Show that the transconductance of the BJT is directly proportional to the collector 05 bias current. (CO1.
  - b) Analyze the transistor amplifier circuit using hybrid-π model shown in Fig. 5(b) and find the following parameters. Assume β = 100 and neglect Early effect.
    (CO2,
    - i. Determine Is, Ic, Is and Vo
    - ii. Determine the small signal model parameters, rn, re, gn
    - Find voltage gain Av.



Fig 5 (b)

6. a) Show that the open circuit voltage gain of the emitter follower is unity.

10 (CO1, PO1) b) For the self-bias configuration of JFET shown in Fig. 6(b),

i. Sketch the transfer curve for the device.

ii. Superimpose the network equation on the same graph.

iii. Determine IDQ and VGSQ.

iv. Calculate VDS, VD, VG and V3.



15 (CO2,

PO2)

Fig. 6(b)

Page 4 of 4