حالله التحلن التجييم



Islamic University of Technology (IUT) Organization of Islamic Cooperation (OIC) Gazipur-1704, Dhaka, Bangladesh



" A COMPARATIVE STUDY OF LINEAR AND NON-LINEAR CONTROLLER DESIGN AND IMPLEMENTATION FOR DC-DC BUCK CONVERTER"

Prepared By:

MAHBOOB ALI KHAN (student id:092475)

SALMAN KHAN (student id:092485)

MOHANAD A. A.MUAILEQ (student id:082489)

Supervised By:

Prof. Dr. KAZI KHAIRUL ISLAM Department Of Electrical And Electronic Engineering (EEE)

Department Of Electrical And Electronic Engineering (EEE) Islamic University of Technology (IUT) Organization of Islamic Cooperation (OIC)

OCTOBER 2013

" A COMPARATIVE STUDY OF LINEAR AND NON-LINEAR CONTROLLER DESIGN AND IMPLEMENTATION FOR DC-DC BUCK CONVERTER"

A THESIS SUBMITTED IN PARTIAL FULFILLMENT OF THE REQUIRMENTS FOR THE AWARD OF DEGREE IN BACHELORS OF SCIENCE

in

Electrical & Electronic Engineering *by*

MAHBOOB ALI KHAN SALMAN KHAN MOHANAD A. A.MUAILEQ

Under the kind supervision of Prof. Dr. KAZI KHAIRUL ISLAM



Department Of Electrical And Electronic Engineering (EEE) Islamic University of Technology (IUT) Organization of Islamic Cooperation (OIC)

OCTOBER 2013

1

Certified that the project dissertation entitled

"A COMPARATIVE STUDY OF LINEAR AND NON-LINEAR CONTROLLER DESIGN AND IMPLEMENTATION FOR DC-DC BUCK CONVERTER"

Is submitted to the Department of Electrical and Electronic Engineering

Islamic University of Technology Dhaka(Bangladesh)

In the partial fulfillment of the requirements

For the award of Degree in

BACHELORS OF SCIENCE IN

ELECTRICAL & ELECTROINC ENGINEERING

In our opinion, the thesis is of standard required for the award of Bachelor Degree in Electrical & Electronic Engineering.

Supervised by:

2

Approved by:

Prof. Dr. KAZI KHAIRUL ISLAM Project Supervisor **Prof. Dr. MOHAMMAD SHAHHIDULLAH** Head of EEE department

OCTOBER 2013

Department of Electrical And Electronic Engineering, IUT, OIC.

ACKNOWLEDGMENTS

All praise and thanks to Almighty Allah who has showered us with His invaluable blessings throughout our lives, giving us strength and spirit to complete this project.

We would like to express our heartiest gratitude towards our project supervisor **Dr. KAZI KHAIRUL ISLAM** Professor of Electrical & Electronic Engineering Department, for their valuable and enthusiastic guidance, help and continuous encouragement during the completion of this project. Without his stimulus for work and knowledge of the project idea, the completion of the project would have been impossible.

We are also grateful to **Dr. MOHAMMAD SHAHIDULLAH, Head**, Department of Electrical & Electronic Engineering, for his kind support.

We would like to give a special thanks to all our friends for all the thoughtful and mind stimulating discussions, sharing of knowledge which prompted us to think beyond. The help and co-operation received from the staff of Department of

Electrical & Electronics Engineering is thankfully acknowledged.

In the end we would like to show our deepest respect & thank to our parents & family, for their prayers, understanding and moral support to finish with success.

3

CANDIDATE'S DECLARATION

The matter embodied in the thesis is original and has not been submitted elsewhere for the award of any degree or diploma.

Signature of the Candidate

Signature of the Candidate

MAHBOOB ALI KHAN

(student id:092475)

SALMAN KHAN

(student id:092485)

Signature of the Candidate

MOHANAD A. A.MUAILEQ

(student id:082489)

DEDICATED TO MY BELOVED PARENTS

"for their long lasting love, kind support and being a wind beneath my wings".

ABSTRACT

Control applications of switched mode power supplies have been widely investigated. The main objective of research and development (R&D) in this field is always to find the most suitable control method to be implemented in various DC/DC converter topologies. In other words, the goal is to select a control method capable of improving the efficiency of the converter, reducing the effect of disturbances (line and load variation), lessening the effect of EMI (electro-magnetic interference), and being less effected by component variation.

With the speed improvement and cost reduction of digital control, digital controller is becoming a trend for DC-DC converters in addition to existed digital monitoring and management technology. In this thesis, digital control is investigated for DC-DC converters applications.

To deeply understand the whole control systems, DC-DC converter models are investigated based on averaged state-space modeling. Considering Buck DC-DC converter, the thesis takes it as an example for digital control modeling and implementation.

In Chapter 3, unified steady-state DC models and small-signal models are developed for DC-DC buck converters. Based on the models, digital and analog controllers design is implemented. In Chapter 4, digital modeling platforms are established based on Matlab /Simulink, Digital and analog PID design and corresponding simulation results are provided. Also some critical issues and practical requirements are discussed.

Chapter 5, describes in detail SMC (Sliding Mode Controller) and a briefly reviews the history of SMC. In the next section, a review of the theory of SMC is given, more particularly; the existence condition, the reaching condition, the system description in sliding mode, the chattering. The researches on and applications of SMC in electrical systems are shown. The SMC is implemented to the DC/DC Buck converter. The results are verified with the simulation results. Finally, the researches on and applications of the SMC for DC/DC converters are given in details.

In Chapter 6, fuzzy logic control is introduced based on that knowledge an intelligent self- tuning fuzzy PID controller is proposed for the control of buck converter. The fuzzy logic control is used to tune the proportional, integral and derivative gain of the conventional PID controller. The compensated power converter is tested using the Simulink model in the presence of the disturbances, and it is shown that the self-tuning fuzzy controller is capable of keeping the power converter output voltage within the operating requirements, while improving system speed and stability.

In Chapter 7, a DSP-based digital controller is implemented with the TI's DSP chip TMS320F2812. Related implementation methods and technologies are discussed.

CONTENTS

ACKNOWLEDGEMENT	
ABSTRACT	
LIST OF FIGURES	
LIST OF TABLES	
CHAPTER ONE: INTRODUCTION	
1.1 OVERVIEW	
1.2 OBJECTIVE	
1.3 PROBLEM STATMENT	
1.4 THESIS ORGANIZATION	

CHAPTER TWO: DC TO DC POWER SUPPLY 21
2.1 INTRODUCTION
2.2 LINEAR POWER SUPPLY
2.3 SWITCH MODE POWER SUPPLY
2.4 TYPES OF CONVERTER
2.4.1 NON-ISOLATED DC-DC CONVERTERS
2.4.2 ISOLATED DC-DC CONVERTER
2.4.3 MULTIPLE SWITCHED CONVERTER
2.5 FEEDBACK CONTROL FOR DC-DC CONVERTER
2.5.1 DSP ADVANTAGES

2.5.2 FPGA ADVANTAGES	
2.5.3 CUSTOM IC DESIGN ADVANTAGES	
2.6 WHY WORK ON BLICK CONVERTER?	32

3 BUCK CONVERTER	. 34
3.1 STATES OF OPERATION	. 34
3.1.1 ON STATE	. 34
3.1.2 OFF STATE	. 35
3.2 CONTINUOUS AND DIS-CONTINUOUS CURRENT MODE	. 35
3.3 DUTY RATIO CALCULATION	. 36
3.4 INDUCTOR CALCULATION	. 37
3.5 CAPACITOR CALCULATION	. 40
3.6 LINEARIZATION USING STATE SPACE AVERAGING	. 42
3.6.1 POWER STAGE AND OUTPUT FILTER	. 42
3.6.2 BUCK CONVERTER	. 44
3.7 DESIGN PARAMETERS	. 47
3.8 TIME DOMAIN ANALYSIS OF OPEN LOOP DC-DC BUCK CONVERTER	. 48
3.8.1 OUTPUT RESPONSEOF THE CONVERTER TO 12V DC POWER SOURCE	. 48
3.8.2 OUTPUT RESPONSE TO 1AMP STEP CHANGE IN LOAD CURRENT	. 49
3.8.3 OUTPUT RESPONSE TO 1V STEP CHANGE IN INPUT POWER SOURCE	49

CHAPTER FOUR: DESIGN OF ANALOG AND DIGITAL PID CONTROLLERS FOR
DC-DC BUCK CONVERTER4 INTRODUCTION524.1 DESIGN OF ANALOG PID CONTROLLER52

4.1.1 DESIGN VIA ROOT LOCUS METHOD	52

4.1.1.1 DESIGN PROCEDURE OF AN ANALOG PID CONTROLLER VIA ROOT LOCUS	53
4.1.1.2 DESIGN OF PID CONTROLLER FOR DC-DC BUCK CONVERTER	54
4.1.2 DESIGN VIA FREQUENCY RESPONSE METHOD	54
4.1.2.1 DESIGN PROCEDURE OF AN ANALOG PID CONTROLLER VIA FREQUENCY RESP METHOD	
4.1.2.2 DESIGN OF PID CONTROLLER FOR DC-DC BUCK CONVERTER	53
4.2 DIGITAL PID CONTROLLER	57
4.2.1 DIRECT CONVERSION FROM ANALOG TO DIGITAL PID CONTROLLER	57
4.2.2 DIGITAL PID DESIGN VIA DIRECT ROOT LOCUS METHOD	58
4.2.3 DIGITAL PID DESIGN VIA DIRECT FREQUENCY METHOD	58

CHAPTER FIVE: DESIGN OF SLIDING MODE CONTROLLER FOR DC-DC BUCK

5.1 INTRODUCTION	
5.1.1 BASICS OF SLIDING MODE CONTROL	61
5.1.2 REVIEW ON SLIDING MODE CONTROL THEORY	62
5.2 SLIDING MODE CONTROL FOR DC-DC BUCK CONVERTER	65
5.2.1 SYSTEM MODELING	66
5.2.2 DESIGN OF SLIDING MODE CONTROLLER	69
5.2.3 DERIVATION OF SLIDING MODE EXISTENCE CONDITION	70

CHAPTER SIX: DESIGN OF FUZZY LOGIC CONTROLLER & FUZZY BASED PIDFOR DC-DC CONVERTER746. INTRODUCTION756.1 FUZZY LOGIC OVERVIEW756.1.1 FUZZY NAMING CONVENTION766.1.2 MEMBERSHIP FUNCTIONS766.1.3 FUZZY OPERATIONS76

9 Department of Electrical And Electronic Engineering, IUT, OIC.

6.1.4 FUZZY RULE / FUZZY RULE BASE	77
6.1.5 INFERENCE PROCEDURE	79
6.1.6 DEFUZZIFICATION	80
6.2 OVERVIEW OF FUZZY PID CONTROLLER	81
6.2.1 SINGLE INPUT FUZZY PID CONTROLLER	81
6.3 SELF TUNING FUZZY PID CONTROLLER	82
6.4 CONTROLLER DEVELOPMENT	83
6.4.1 INPUT SCALING	83
6.4.2 CONTROL GAIN COEFFICIENT	83
6.4.3 FUZZY BASED PROPORTIONAL CONTROLLER	83
6.4.4 FUZZY BASED INTEGRAL CONTROLLER	85
6.4.5 FUZZY BASED DERIVATIVE CONTROLLER	86
6.4.6 OUTPUT SCALING	87

CHAPTER SEVEN: IMPLEMENTATION OF DSP FOR DIGITAL CONTROLLERS

	88
7. INTRODUCTION	89
7.1 OVERVIEW OF DSPs	89
7.2 ARCHETECTURE OF TI C2000 AND TMS320F2812	90
7.2.1 PWM GENERATORS AND ADC OF TMS320F2812	92
7.3 CONTROLLER IMPLEMENTATION WITH TMS320F2812	93
7.3.1 ADC IMPLEMENTATION	93
7.3.2 PWM IMPLEMENTATION	94
7.3.3 PROGRAM STRUCTURE	95
CHAPTER EIGHT: SIMULATION RESULTS	97
8. SIMULATED MODEL OF DC-DC BUCK CONVERTER	98

8.1 SIMULINK MODEL OF PID COMPENSATED SYSTEM
8.2 SYMULINK MODEL OF BUCK CONVERTER WITH FUZZY LOGIC CONTROLLER 100
8.3 SIMULINK MODEL OF FPID COMPENSATED BUCK CONVERTER 101
8.3.1 RESPONSE TO 12V DC POWER SOURCE 102
8.3.2 RESPONSE TO 1V STEP CHANGE IN POWER SOURCE
8.3.3 RESPONSE TO 1AMP STEP CHANGE IN LOAD CURRENT 103
8.3.4 COMPARISON BETWEEN ANALOG PID, FUZZY AND FPID CONTROLLER 104
8.4 SLIDING MODE CONTROL FOR DC-DC BUCK CONVERTER 105
8.4.1 OUTPUT RESPONSE DUE TO CHANGE IN LOAD RESISTANCE FROM 150hm TO 100hm AND 150hm
8.5 CONCLUSION
8.6 FUTURE WORK

REFERANCES	09
------------	----

LIST OF FIGURES

Figure 1-1:Interdisciplinary nature of power electronics	16
Figure 1-2 : Power supply tree	17
Figure 2-1: Practical linear series regulator circuit	23
Figure 2-2: Basic circuits for linear regultors	24
Figure 2-3: practical circuit of switch mode regulator	25
Figure 2-4: Non-isolated DC/DC converter topologies	27
Figure 2-5: Isolated DC/DC converter topologies	28
Figure 2-6: Multiple switches DC/DC converters	29
Figure 2-7: Feedback control loop for switching converter	30
Figure 2-8: Buck regulator in the system	32
Figure 3-1: General DC-DC converter circuit	34
Figure 3-2: On state	34
Figure 3-3: Off state	35
Figure 3-4: (a) continuous mode (b) Discontinuous	35
Figure 3-5: Step down converter states	36
Figure 3-6: Inductor current	39
Figure 3-7: The source current	39
Figure 3-8: Current through the low side MOSFET	40
Figure 3-9: Output voltage ripple in a step-down converter	41
Figure 3-10: Buck converter circuit	45
Figure 3-11: Buck converter (a) switch on,(b) switch off	45
Figure 3-12: Simulink model of buck converter	48
Figure 3-13: Uncompensated open loop time response of buck converter	48
Figure 3-14: Open loop response to 1Amp step change in load current	49
Figure 3-15: Open loop response to 1v step change in source voltage	50
Figure 4-1: PID compensated system	52
Figure 4-2: Close loop system	53

Figure 4-3	: Bode plot the open loop system	56	
Figure 4-4	: Bode plot of compensated system	57	
Figure 5-1	: Phase plot for (a) ideal SM control (b) actual SM control	52	
Figure 5-2	: Basic structure of SMC buck converter system	56	
Figure 5-3	: Sliding line on x1-x2 phase plane	70	
Figure 5-4	: Region of existence of sliding mode mapped in the phase plane	71	
Figure 5-5	: Evolution of phase trajectory in phase plane C1>C2/RC	72	
Figure 5-6	: Phase plane diagram C1>C2/RC	72	
Figure 5-7	: Phase plane diagram for C1 <c2 rc<="" td=""><td>73</td></c2>	73	
Figure 5-8	: Chattering phenomena of sliding mode control	73	
Figure 6-1	: Block diagram of fuzzy control system	75	
Figure 6-2	: Membership function shapes	76	
Figure 6-3	: Fuzzy operations	78	
Figure 6-4	: Fuzzy model rule base with two input and single output	79	
Figure 6-5	: Fuzzy model rule base with two input and single out put shown as a surface	79	
Figure 6-6	: Classification of fuzzy PID controller	81	
Figure 6-7	: Single input fuzzy PID controller	81	
Figure 6-8	: Simulink model of self-tuning FPID controller	82	
Figure 6-9	: Centers for input/output fuzzy set for proportional gain	84	
Figure 6-1	0: Proportional gain control surface	85	
Figure 6-1	1: Centers for input/output fuzzy set for integral gain	86	
Figure 6-1	Figure 6-12: Integral gain control surface		
Figure 6-1	3: Centers for input/output fuzzy set for derivative gain	87	
Figure 6-1	4: Derivative gain control surface	87	
Figure 7-1	: Architecture of TMS320C2812	91	
Figure 7-2: Structure of ADC in TMS320F2812			
Figure 7-3	: Generating the PWM waveform in TMS320F2812	93	
Figure 7-4	: Setup of ADC	93	
13	Department of Electrical And Electronic Engineering, IUT, OIC.		

Figure 7-5: Symmetrical PWM signals generating	95
Figure 7-6: Asymmetrical PWM signals generating	95
Figure 7-7: Flow chart of controller implementation in DSP	96
Figure 8-1: open loop Simulink model of buck converter	98
Figure 8-2: PID compensated Buck converter	99
Figure 8-3: Step response of uncompensated and PID Compensated Buck converter	99
Figure 8-4: Simulink model of Buck converter with Fuzzy logic Controller	100
Figure 8-5: Output response of Buck converter with Fuzzy logic controller	100
Figure 8-6: FPID controller	101
Figure 8-7: Simulink model of FPID compensated Buck converter	101
Figure 8-8: Time response of open loop and close loop system to 12v DC power source	102
Figure 8-9: Time response of open loop and close loop system to 1v step change in power source	103
Figure 8-10: Time response of open loop and close loop system to 1A step change in load current	104
Figure 8-11: Basic structure of an SMC Buck converter system	105
Figure 8-12: Output response due to step change in load resistance from 150hm to100hm and back to 15	
Figure 8-13: Inductor current response due to step change in load resistance	106
Figure 8-14: Output voltage response for a change in input voltage from 20v to 15v and back to 20v	107

LIST OF TABLES

Table 2-1: Comparison between linear and switch mode regulators	26
Table 8-1: Circuit parameters of Buck converter	98
Table 8-2: Comparison between PID, FUZZY and FPID controller	104

CHAPTER 01 INTRODUCTION

1. INTRODUCTION

1.1 OVERVIEW:

Over the years as the portable electronics industry progressed, different

requirements evolved such as increased battery lifetime, small and cheap systems, brighter, full-color displays and a demand for increased talk-time in cellular phones. An ever increasing demand from power systems has placed power consumption at a premium. To keep up with these demands engineers have worked towards developing efficient conversion techniques and also has resulted in the subsequent formal growth of an interdisciplinary field of Power Electronics. However it comes as no surprise that this new field has offered challenges owing to the unique combination of three major disciplines of electrical engineering: electronics, power and control [1].




Figure 1-1: Interdisciplinary nature of Power Electronics [1]

These multi-discipline technologies, as highlighted in Figure 1-1, have involved control theory, filter synthesis, signal processing, thermal control, and magnetic components design [8].

Main target in power electronics is to convert electrical energy from one form to another. To make electrical energy to reach the load with highest efficiency is the target to be achieved. Power electronics also targets to reduce the size of the device to convert these energy which aims to reduce cost, smaller in size and high availability. In this project the power electronic device that use is dc to dc converter.




Figure 1-2: Power Supply Tree [2]

Figure 1-2 shows the different power supply families. The dc-dc converter for this project is buck converter. Buck converter is use to convert unregulated dc input to a controlled dc output with a desired voltage level.

1.2 OBJECTIVE:

Switched mode power supplies (SMPSs) are needed to convert electrical energy from one voltage level to another. SMPSs are widely used in DC-DC conversions, where the input is a DC voltage that can be, for example, a rectified line voltage, an output voltage of a power factor correction (PFC) circuit, a battery or fuel cell voltage.

In such power conversions, DC-DC converters operate at relatively high switching frequencies, and this enables the use of small inductive components which improve the dynamic behavior and reduce the size of the converter.

Despite the above-mentioned benefits of SMPSs, there are several parameters, which are not desired and have a strong influence on the converters behavior, being mainly:

- > Non-linear components in the converter structure,
- Line and load variations, and

Electro-magnetic interferences (EMI).

The DC-DC converter has non-linear components (capacitors, inductors, and resistors), the value of which changes non-linearly if the converter is disturbed or may change within time. The effects of these converter parameters variations are given in [4].

For the design of a DC-DC converter, a nominal input voltage and load values are suggested. In practice, these nominal values may deviate. For example, 20% line variation is expected or the nominal load may deviate to no-load or full load. These phenomena are studied in [4-9].

The purpose of electro-magnetic interference (EMC) is to ensure that an electronic system can operate in its electromagnetic environment without responding to electrical noise or generating unwanted electrical interference. For example, in DC-DC power supply EMI has an influence on the converter component. The EMI effects on the DC-DC converter are studied in [10].

These parameters force the converter to deviate from the desired operating condition. If the parameter deviation increases, this will cause the converter not to operate in steady state. Many control methods are used to control SMPSs and solve the problem mentioned above. Each control method has its own advantages and drawbacks due to which that particular control method appears to be the most suitable control method under specific conditions, compared to other control methods. It is always demanded to obtain a control method that has the best performances under any conditions.

1.3 PROBLEM STATEMENT:

The output voltage (Vo) of buck alone usually is unstable. So criteria must concern is rise time, overshoot, settling time and steady state error, to get the desired output and to reduce the undesired output.

Problem statement:

- Steady state error: The output of buck alone is not reaching the desire value Meaning it has error.
- ➢ Rise time : The rise time is too long
- Settling time : The output oscillating too long, it takes time to reach the stable state.
- > Overshoot : The over shoot is high.

1.4 THESIS ORGANIZATION:

The thesis defines the causes by which the selecting of a specific control method is influenced, i.e. the fuzzy PID control (FPID), over other control methods. A detailed research analysis is done for the FPID controller.

The research work is done in following logical sequence:

- Study of the DC-DC converter topologies,
- Study of the control methods used to control the DC-DC converters,
- > Study of the traditional PID control as one control method,
- > Study of Sliding mode control as the second control method,
- Study of the Fuzzy logic control as a third control method,
- > Study of a self-tuning FPID controller for the control of Buck Converter.

It is noticed that the influence of the FPID on the behavior of the converter in steady state and under dynamic conditions is better than that of the PID control, Sliding mode control and fuzzy logic control. The FPID is applied to the DC-DC buck converter and the response of the converter is analyzed in steady state and under dynamic conditions. The research work process can be described as follows:

In chapter two, linear power supply is analyzed and its advantages and drawbacks are discussed. In the next section, SMPSs are studied in detail and their benefits and drawbacks over linear regulators are shown. A classification of SMPSs into isolated and non-isolated DC/DC converters is given. In last section of the chapter the feedback control system is summarized.

Chapter three focuses on analyzing the topology and operation of the DC-DC buck converter. The modeling of the topology, including steady state average model and small-signal dynamic model, are established and the related controller compensation design issues are addressed based on the models and analysis.

Chapter four discusses digital and analog control, which includes the theory, methodology and critical issues of a digital and analog controller. As a case study, a digital and analog PID compensator is designed based on the specifications of the given power stage. Also, this chapter explores the modeling and simulation of a digital controller with DSPs.

Chapter five describes in detail SMC (Sliding Mode Controller) and a briefly reviews the history of SMC. The introductory part of the chapter introduces Prof. Utkin who is considered to be one of the first scientists having dealt with the subject of SMC, and briefly describes his most important researches in the field of SMC. In the next section, a review of the theory of SMC is given, more particularly; the existence condition, the reaching condition, the system description in sliding mode, the chattering. These mathematical equations are used to prove the analysis. The researches on and applications of SMC in electrical and mechanical systems are shown in a diagram. The SMC is implemented to the DC/DC Buck converter and the above-mentioned SMC theories are proven. The results are verified with the simulation results. Finally, the researches on and applications of the SMC for DC/DC converters are given in details.

In Chapter six fuzzy logic control is introduced based on that knowledge an intelligent selftuning fuzzy PID controller is proposed for the control of buck converter. The fuzzy logic control is used to tune the proportional, integral and derivative gain of the conventional PID controller based on certain function of the error signal to obtain stable and fast transient response in-spite of changes in load and source sides.

Chapter seven explores DSP implementation of a digital controller, which brings in the introduction of DSP chips, to be specific, TI C24X and TMS320F2812. Then, the PWM generators and ADC of TMS320F2812 are emphasized as the important devices in the controller. Controller implementation based on the TMS320F2812 is described as one of the important part of the thesis.

Chapter eight provides and analyzes the experimental results of closed-loop and open loop system. It should be noted that the overall performance of the closed system is improved significantly.

In chapter eight, the conclusions obtained from the research work are given. The main contribution of this thesis is summarized and suggestions for future research work are given. And in the last the references of the above studies are given.

CHAPTER 02 DC-DC POWER SUPPLY

2. DC-DC POWER SUPPLY

2.1 INTRODUCTION:

DC-DC converters are electronic devices that are used whenever we want to change DC electrical power efficiently from one voltage level to another. Generically speaking the use of a switch or switches for the purpose of power conversion can be regarded as a SMPS. From now onwards whenever we mention DC-DC Converters we shall address them with respect to SMPS.

A few applications of interest of DC-DC converters are where 5V DC on a personal computer motherboard must be stepped down to 3V, 2V or less for one of the latest CPU chips; where 1.5V from a single cell must be stepped up to 5V or more, to operate electronic circuitry. In all of these applications, we want to change the DC energy from one voltage level to another, while wasting as little as possible in the process. In other words, we want to perform the conversion with the highest possible efficiency.

DC-DC Converters are needed because unlike AC, DC can't simply be stepped up or down using a transformer. In many ways, a DC-DC converter is the DC equivalent of a transformer. They essentially just change the input energy into a different impedance level. So whatever the output voltage level, the output power all comes from the input; there's no energy manufactured inside the converter. Quite the contrary, in fact some is inevitably used up by the converter circuitry and components, in doing their job.

The regulated power supply technology can be divided into two distinct forms: firstly, the linear regulator which can be either a series or parallel regulator and, secondly, the switched-mode conversion technique. Switched-mode technology is multi-facetted with a wide variety of topologies achieving the result of providing a regulated DC voltage.

The main difference between the linear and switched-mode regulator is in efficiency. The linear regulator utilizes simple techniques of controlled energy dissipation to achieve a regulated output voltage independent of line and load variations. It is, therefore, inherently inefficient, especially when a wide input voltage range has to be applied. When linear techniques are applied to regulate a low voltage from the mains (110V or 240V AC source) then the disadvantages of the technique become apparent.

2.2 LINEAR POWER SUPPLY:

Linear power supplies provide significant advantages over switching regulators in:

- > Simplicity
- \succ Cost and
- Output Noise




Figure 2-1: Practical linear series regulator circuit.

A typical linear power supply is shown in Figure 2-1, which has the following disadvantages:

- > The main transformer operating at a low frequency is heavy, large and expensive,
- > Large heat-sinking is required to dissipate the heat generated by the regulating element, and
- \succ The efficiency is low.

Two major types of linear regulators are considered and shown in Figure 2-2. The simple series regulator in Figure 2-2.a is a transistor connected as an emitter follower (or source follower in FET). The transistor operates in its linear active region rather than a switch. The emitter voltage *V*o becomes a function of *V* control rather than the input voltage or the load current and the term linear regulator is appropriate to describe the circuit. The power loss and efficiency are:

$$P_{\text{loss}} = (V_{\text{in}} - V_{\text{o}})I_{\text{load}}, \qquad (2.1)$$

$$V_{\text{o}}I_{\text{load}} = V_{\text{o}}$$

$$\eta = \frac{V_{\text{or}} I_{\text{load}}}{V_{\text{in}} I_{\text{load}}} = \frac{V_{\text{o}}}{V_{\text{in}}}.$$
(2.2)

The shunt regulator shown in Figure 2-2.b resembles a common emitter amplifier circuit. The transistor, once again, is used in the linear active region. The collector current will be βI b rather than the function of the load current. Again, the output is a linear function of the control and the

circuit is another example of a linear regulator. The losses and efficiency for the shunt regulator are:

$$P_{\rm loss} = V_{\rm o}I_{\rm c} + (I_{\rm load} + I_{\rm c})^2 R_{\rm c}, \qquad (2.3)$$

$$\eta = \frac{V_{\rm o}I_{\rm load}}{V_{\rm in}(I_{\rm load} + I_{\rm c})} \,. \tag{2.4}$$

With no load there is a significant loss because $Ic \neq 0$, and, in best the case where Iload >> Ic, the efficiency becomes Vo/Vin.




Figure 2-2: Basic circuits for linear regulators. a) Series regulator, b) shunt regulator

Linear regulators acting as converters limit the efficiency. However, since they bring the possibility of perfect regulation, linear regulators are often used as elements of larger conversion systems.

2.3 SWITCH MODE POWER SUPPLY:

High frequency switching converters are power circuits in which the semiconductor devices switch at a rate that is *fast compared to the variation of the input and output waveforms*.

Figure 2-3 shows a Practical circuit of switch mode regulator. The difference between the switching frequency and the frequency of the external waveforms is large enough to permit the use of low-pass filters to remove the unwanted switching frequency components. High frequency switching converters are used most often as interfaces between dc systems of different voltage levels. These converters are known as *high-frequency dc/dc converters*, and examples of their use are the power supplies in computers and other electronic equipment. High frequency switching converters can also be used as an interface between dc and ac systems [11].




Figure 2-3: Practical circuit of switch mode regulator

The time that the switch remains closed during each switch cycle is varied to maintain a constant output voltage. The switching regulator is much more efficient than the linear regulator achieving efficiencies as high as 80% to 95% in some circuits. In contrast, the linear regulator usually exhibits only 50% to 60% efficiency. With higher efficiency smaller heat sinks will be required because lesser heat is dissipated. This further result in SMPS, that can be packaged in a fraction of the size of linear regulators.

There is also another advantage of Switching Regulators and that is that the energy stored by inductor & capacitor can be transformed to output voltages that can be greater than input (boost), negative (inverter), or can be transferred through a transformer to provide electrical isolation with respect to the input.

Unlike linear regulators, switched power supplies can step up or step down the input voltage [12].

All of our discussion can be summarized with a comparison in Table 2-1:

	Linear	Switching
Function	Only steps down ; input voltage must be greater than output.	Steps up, steps down, or inverts
Efficiency	Low to medium, but actual battery life depends on load current and battery voltage over time; high if V _{IN} -V _{OUT} difference is small.	High, except at very low load currents (μA) , where switch-mode quiescent current is usually higher.
Waste Heat	High, if average load and/or input/output voltage difference are high	Low, as components usually run cool for power levels below 10W
Complexity	Low, which usually requires only the regulator and low-value bypass capacitors	Medium to high, which usually requires inductor, diode, and filter caps in addition to the IC; for high- power circuits, external FETs are needed
Size	Small to medium in portable designs, but may be larger if heat sinking is needed	Larger than linear at low power, but smaller at power levels for which linear requires a heat sink
Total Cost	Low	Medium to high, largely due to external components
Ripple/Noise	Low ; no ripple, low noise, better noise rejection.	Medium to high, due to ripple at switching rate

 Table 2-1: Comparison between Linear and Switch-Mode Regulators [13]

2.4 **TYPES OF CONVERTERS:**

Currently, dc/dc converters can be divided into two broad categories:

- Non-isolated dc/dc converters
- Isolated dc/dc converters
- Multiple switched converter

2.4.1 NON-ISOLATED DC-DC CONVERTERS:

The non-isolated converter usually employs an inductor, and there is no dc voltage isolation between the input and the output. The vast majority of applications do not require dc isolation between input and output voltages. The non-isolated dc-dc converter has a dc path between its input and output. Battery-based systems that don't use the ac power line represent a major application for nonisolated dc-dc converters. Point-of-load dc-dc converters that draw input power from an isolated dcdc converter, such as a bus converter, represent another widely used non-isolated application.

Most of these dc-dc converter ICs use either an internal or external synchronous rectifier. Their only magnetic component is usually an output inductor and thus less susceptible to generating electromagnetic interference. For the same power and voltage levels, it usually has lower cost and fewer components while requiring less pc-board area than an isolated dc-dc converter. For lower voltages (12V) non-isolated buck converters can be used.

The non-isolated DC/DC converters family shown in Figure 2-4 can be classified as follows:

- Buck converter (step down DC/DC converter),
- Boost converter (step up DC/DC converter),
- Buck-Boost converter (step up/down DC/DC converter, opposite polarity), and
- Cuk converter (step up/down DC/DC converter).




Figure 2-4: Non- isolated DC/DC converter topologies a) Buck converter, b) Boost converter, c) Buck- Boost converter, and d) Cuk converter.

2.4.2 ISOLATED DC-DC CONVERTER:

For safety considerations, there must be isolation between an electronic system's ac input and dc output. Isolation requirements cover all systems operating from the ac power line, which can include an isolated front-end ac-dc power supply followed by an isolated "brick" dc-dc converter, followed by a non-isolated point-of-load converter. Typical isolation voltages for ac-dc and dc-dc power supplies run from 1500 to 4000V, depending on the application. An isolated converter employs a transformer to provide dc isolation between the input and output voltage which eliminates the dc path between the two.

Isolated dc-dc converters use a switching transformer whose secondary is either diode-or synchronous-rectified to produce a dc output voltage using an inductor capacitor output filter. This configuration has the advantage of producing multiple output voltages by adding secondary transformer windings. For higher input voltages (48V) transformer isolated converters are more viable [14].

By inserting isolation transformers into the four basic non-isolated switching regulator topologies, four single-ended isolated switching DC/DC converters can be obtained, shown in Figure 2-5:




Figure 2-5: Isolated DC/DC converter topologies a) Forward converter, b) Isolated Boost converter, c) Flyback converter, and d) Isolated Cuk converter.

The four types of isolated dc-dc converters which are shown in figure 2-5 are:

> The Forward converter (step down DC/DC converter),

- > The Isolated Boost converter (step up DC/DC converter),
- > The Flyback converter (step up/down DC/DC converter), and
- > The Isolated Cuk converter (step up/down DC/DC converter).

The isolated DC/DC Buck and Buck-Boost topologies are more commonly referred to as the Forward and Flyback DC/DC converter respectively, and are the most used topologies in commercially manufactured switched-mode power supplies.

2.4.3 MULTIPLE SWITCHED CONVERTERS:

The main disadvantage of single switch topologies is that the transistor switch should be capable of high-voltage blocking (twice the DC input voltage), especially when operating from a rectified AC mains supply. The single switch topology is not an ideal solution for higher power converters either, since these converters need a higher current rating of the transistor switch. Therefore, another group of isolated DC/DC converters utilizing more than one switch can be identified. Figure 2-6 illustrates three multiple switch topologies:




Figure 2-6: Multiple switches DC/DC converters a) Push-pull converter, b) Half-bridge converter, and c) Full-bridge

The three types of Multiple switched Dc-Dc converters which are shown in figure 2-6 are:

- > The Half-bridge DC/DC converter,
- > The Full-bridge DC/DC converter, and
- The Push-pull DC/DC converter

These topologies have the additional advantage over the single-ended Forward and Flyback DC-DC converters that a full flux excitation of the transformer core occurs instead of only a half core flux capability. This makes these multiple switch topologies more suited for higher power operation.

2.5 FEEDBACK CONTROL FOR DC-DC CONVERTER:

In a DC-DC converter application, it is desired to obtain a constant output voltage in spite of disturbances in input voltage and load current. Therefore, the idea behind the use of negative feedback for control is to build a circuit that automatically adjusts the duty cycle as needed to obtain the desired output voltage with high accuracy, regardless of disturbances in input and load.

A block diagram of a feedback system is shown in Figure 2-7. The output voltage v(t) is measured using a —sensor with transfer function of H(s) [9]. The sensor output H(s)v(s) is compared with a voltage reference Vref(s). The error between H(s)v(s) and Vref(s) is feed to compensator that amplifies error signal and makes the output voltage regulated around reference voltage. In practice, the error is usually nonzero and nonetheless small enough. A compensator gain Gc(s) helps to obtain a small error and improve the stability and performance of the system. The PWM (pulse width modulator) modulator is used to generate —digital pulse width feed into the switch of converter. The pulse width changes with the comparator output voltage Vc(t).




Figure 2.7 Feedback control loop for switching converter

The traditional approaches for controllers of DC-DC converters based on duty ratio adjustment have relied on analog implementation schemes. The above mentioned control strategies based on analog techniques offer robust control, but suffer from serious limitations such as sensitivity to noise and temperature change. Hence, this trend has moved towards digital control schemes, which offer multitudinous benefits. Digital controllers for switching power supplies offer a number of advantages including a reduction of the number of passive components, programmability, implementation of more advanced control algorithms and additional processing options, as well as reduced sensitivity to parameter variations.

Generally, there are several implementation approaches for digital controllers today, which include Microprocessor/DSP's (Digital Signal Processors), FPGA (Field Programmed Gates Array) and Custom IC Design. The features of these approaches are compared in the following:

2.5.1 DSP:

- > DSP chips can be reprogrammed;
- > The speed is generally slower than ICs;
- > Implementation is exceedingly complex for the intended application;
- > DSP is costly over custom IC design;
- High frequency power converters have to use high performance DSPs

2.5.2 FPGA:

- FPGA can be programmed on site;
- > The processing is faster than a general purpose DSP;
- For FPGA design there is no physical manufacturing step, which results in very short design time;
- > FPGA's typical price is higher than DSPs;

2.5.3 CUSTOM IC DESIGN:

- Due to physical design consideration shows typically better performance than FPGA;
- However it results in much longer design time than FPGA since there is a layout step;
- Custom IC design has lower price than FPGA and DSP.

In this thesis, the features that make DSPs effective computational engines for high frequency switching power converters are presented. A case study is introduced in which a DSP-based solution was developed as a controller for DC-DC buck converter, which is widely used in low voltage application. The design, implementation and testing of a DSP-based system are illustrated, and the techniques and challenges in system design based on DSPs are also addressed. DSP designs are optimized to handle real-time applications with high bandwidth requirements.

2.6 WHY WORK ON BUCK CONVERTERS??:

The buck converter is the most widely used dc-dc converter topology in power management and microprocessor voltage-regulator (VRM) applications. Those applications require fast load and line transient responses and high efficiency over a wide load current range. They can convert a voltage source into a lower regulated voltage. For example, within a computer system, voltage needs to be stepped down and a lower voltage needs to be maintained. For this purpose the Buck Converter can be used [15]. Furthermore buck converters provide longer battery life for mobile systems that spend most of their time in "stand-by". Buck regulators are often used as switchmode power supplies for baseband digital core and the RF power amplifier (PA) [35].

The Buck SMPS Regulator in the system is shown in figure 2-8.




Figure 2-8: Buck regulators in the system [35]

CHAPTER 03 MODELING ANALYSIS AND DESIGN OF DC-DC BUCK CONVERTER

3. BUCK CONVERTER

The general Dc-Dc Buck Converter circuit is given in figure 3-1.




Figure 3-1: General Dc-Dc Buck Converter circuit

3.1 STATES OF OPERATION:

There are two states in which the circuit given in Figure 3-1 operates. That is the ON State and the OFF State. These two states and the active circuit part for those given states are shown in the Figure 3-2 and Figure 3-3.

3.1.1 ON STATE:

The operation of the buck converter is fairly simple, with an inductor and two switches (usually a transistor and a diode) that control the inductor. It alternates between connecting the inductor to source voltage to store energy in the inductor and discharging the inductor into the load.






Figure 3-2: ON State

Refer to Figure 3-2, when the switch is connected, L is connected to the switch which tends to oppose the rising current and begins to generate an electromagnetic field in its core. Diode D is reverse biased and is essentially an open circuit at this point. The inductor current increases, inducing a positive voltage drop across the inductor and a lower output supply voltage in reference to the input source voltage. The inductor serves as a current source to the output load impedance.

3.1.2 OFF STSTE:

In the OFF state the switch is open, diode D conducts and energy is supplied from the magnetic field of L and electric field of C. The current through the inductor falls linearly. When the FET switch is off, the inductor current discharges, inducing a negative voltage drop across the inductor. Because one port of the inductor is tied to ground, the other port will have a higher voltage level, which is the target output supply voltage. The output capacitance acts as a low-pass filter, reducing output voltage ripple as a result of the fluctuating current through the inductor. The diode prevents the current flowing from the inductor when the FET switch is off.





3.2 CONTINUOUS AND DIS-CONTINUOUS CURRENT MODE:

During the ON state and then the subsequent OFF state the Buck Converter can operate in Continuous Mode or Discontinuous Mode. The difference between the two is that in CCM the current in the inductor does not fall to zero. See Figure 3-4.




Figure 3-4: (a) Continuous Mode (b) Discontinuous Mode

Current flows continuously in the inductor during the entire switching cycle in steady state operation. In most Buck regulator applications, the inductor current never drops to zero during full-load operation. Overall performance is usually better using continuous mode, and it allows maximum output power to be obtained from a given input voltage and switch current rating. Energy from the battery is supplying the load and is being stored in the inductor L as a magnetic field. The current through the inductor is rising linearly.

In the DCM the current in the inductor falls to zero and remains at zero for some portion of the switching cycle. It starts at zero, reaches a peak value, and returns to zero during each switching cycle. In applications where the maximum load current is fairly low, it can be advantageous to design for discontinuous mode operation. In these cases, operating in discontinuous mode can result in a smaller overall converter size (because a smaller inductor can be used). Often the output capacitor must be large to keep the voltage constant.

3.3 DUTY RATIO CALCULATION:

For calculation of the duty ratio we will first of all assume that the converter is in steady state. The switches are treated as being ideal, and the losses in the inductive and the capacitive elements are neglected. Also it is important to point out that the following analysis does not include any parasitic resistances (all ideal case). The analysis also has the assumption that the converter is operating in Continuous conduction mode only i.e. iL(t) > 0.

When the switch is on for time duration *ton*, the switch conducts the inductor current and the diode becomes reverse biased. This results in a positive voltage vL = Vd - Vo across the inductor in Figure 3-5(a). This voltage causes a linear increase in the inductor current *iL*. When the switch is turned off, because of the inductive energy storage, *iL* continues to flow. This current now flows through the diode, and vL = -Vo in Figure 3-5(b).




Figure 3-5: Step-down converter circuit states: (a) switch on; (b) switch off

Since in steady-state operation waveform must repeat from one time period to the next, the integral of the inductor voltage vL over one time period must be zero, where Ts = ton + toff:

$$\int_{0}^{T_{S}} V_{L} dt = \int_{0}^{t_{on}} V_{L} dt + \int_{t_{on}}^{T_{S}} V_{L} dt = 0 \qquad (3-1)$$

From Figure 3.5, it implies that areas A and B must be equal. Therefore,

$$(V_d - V_o)t_{on} = V_o(T_s - t_{on})$$
(3-2)

OR

$$\frac{V_o}{V_d} = \frac{t_{on}}{T_s} = D \tag{3-3}$$

Hence in this mode, the voltage output varies linearly with the duty ratio of the switch for a given input voltage and does not depend on any other circuit parameter.

3.4 INDUCTOR CALCULATION:

From Figure 3-5(a) we can derive a simplified differential equation based on the assumption that the voltage across the load, and thereby across the capacitor, is fairly constant. The differential equation in terms of the current through the inductor, when the switch is closed, may now be written as

$$L\frac{di_L(t)}{dt} = V_d - V_o \tag{3-4}$$

Assuming that the circuit has assumed steady state hence there may already be some current in the inductor, *Il,min*, just prior to the closing of switch S. Hence for a time interval $0 \le t \le TON = DT$, gives:

$$i_{L}(t) = \frac{V_{d} - V_{o}}{L}t + I_{L,min}$$
(3-5)

The inductor current increases linearly with time and attains its maximum value *IL*,max as

 $t \rightarrow TON = DT$ such that

$$I_{L,max} = \frac{V_d - V_o}{L} DT + I_{L,min} \tag{3-6}$$

Defining the change in the current from its minimum to maximum value as the peak-to-peak current ripple *IL*, the equation 3-6 yields an expression for *IL*, as in Eq. 3-7.

$$\Delta I_L = I_{l,max} - I_{L,min} = \frac{V_d - V_o}{L} DT \qquad (3-7)$$

Note that the current ripple is directly proportional to D, the duty cycle, upon which we may not have any control because of the output voltage requirement. However, it is inversely

38 Department of Electrical And Electronic Engineering, IUT, OIC.

proportional to the inductance L upon which we can exert some controls. Thus, the current ripple can be controlled by a proper selection of the inductor.

Let us now analyze the circuit when the switch is in its open position. The inductor current completes its path through the lower side MOSFET and the corresponding differential equation, for $0 \le t \le TOFF$, is given by Eq. 3-8.

$$L\frac{di_L(t)}{dt} = -V_o \tag{3-8}$$

From the solution of the above first-order differential equation, we obtain

$$i_L(t) = -\frac{V_o}{L}t + I_{L,max}$$
 (3-9)

Where *IL*max is the maximum value of the current in the inductor at the opening of the switch or the beginning of the off period. As $t \rightarrow Toff = (1-D) T$, the inductor current decreases to its minimum value *iLmin* such that.

$$i_{L,min}(t) = -\frac{V_o}{L}(1-D)T + I_{L,max}$$
(3-10)

The Eq. 3-10 yields another expression for the peak-to-peak current ripple as given in Eq. 3-11

$$\Delta I_L = I_{l,max} - I_{L,min} = -\frac{V_o}{L} (1 - D)T \qquad (3 - 11)$$




Figure 3-6: Inductor Current

The current through the inductor as given by Eq. 3-5 during the on time and by Eq. 3-9 during the off time is sketched in the Figure 3.6. The average current in the inductor must be equal to the dc current through the load. That is,

$$I_{L,avg} = I_o = \frac{V_o}{R} \tag{3-12}$$

The expressions for the maximum and minimum currents through the inductor may now be written as

$$I_{l,max} = I_{L,avg} + \frac{\Delta I_L}{2} = \frac{V_o}{R} + \frac{V_o}{2L}(1-D)T \qquad (3-13)$$
$$I_{l,min} = I_{L,avg} - \frac{\Delta I_L}{2} = \frac{V_o}{R} - \frac{V_o}{2L}(1-D)T \qquad (3-14)$$

The current supplied by the source varies from *IL*,min to *IL*,max during the time the switch is closed and is zero otherwise as shown in Figure 3-7.




Figure 3-7: The source current

When the switch, the inductor, and the capacitor are treated as ideal elements, the average power dissipated by them is zero. Consequently, the average power supplied by the source must be equal to the average power delivered to the load. That is,

$$V_d I_d = V_o I_o = D V_s I_o \tag{3-15}$$

This equation helps us express the average source current in terms of the average load current as given in Eq. 3-16.

$$I_s = DI_o \tag{3-16}$$

The current through the lower side MOSFET is shown in Figure 3.8. Its average value is given by Eq. 3-17.






Figure 3-8: Current through the low side MOSFET

We know the fact that the buck converter can either operate in its continuous conduction mode or discontinuous mode. When it operates in the continuous conduction mode, there is always a current in the inductor. The minimum current in the continuous conduction mode can be zero.

Consequently, there is a minimum value of the inductor that ensures its continuous conduction mode. It can be obtained from Eq. 3-14 by setting *IL*min to zero as

$$\frac{V_o}{R} - \frac{V_o}{2L_{min}} (1 - D)T = 0$$
 (3 - 18)

Hence,

$$L_{min} = \frac{1-D}{2}RT = \frac{1-D}{2f}R$$
 (3-19)

3.5 CAPACITOR CALCULATION:

The output capacitor is assumed to be so large as to yield *vo* (*t*) =*Vo*. However, the ripple in the output voltage with a practical value of capacitance can be calculated by considering the waveforms shown in Figure 3.9 for a continuous-conduction mode of operation. Assuming that the entire ripple component in *iL* flows through the capacitor and its average component flows through the load resistor, the shaded area in Figure 3-9 represents an additional charge ΔQ




Figure 3-9: Output voltage ripple in a step-down converter

Therefore, the peak to peak voltage ripple ΔVo can be written as

$$\Delta V_o = \frac{\Delta Q}{C} = \frac{\Delta I_L T_s}{8C} \tag{3-20}$$

From Figure 3-9 during toff

41 Department of Electrical And Electronic Engineering, IUT, OIC.

$$\Delta I_L = -\frac{V_o}{L} (1 - D) T_s \tag{3-21}$$

Therefore, substituting Δ IL from Eq. 3-21 into the Eq. 3-20 gives

$$\Delta V_o = \frac{T_s}{8C} \frac{V_o}{L} (1-D)T_s \qquad (3-22)$$

$$\frac{\Delta V_o}{V_o} = \frac{T_s^2}{8LC} (1-D)T_s = \frac{\pi^2}{2} (1-D) \left(\frac{f_c}{f_s}\right)^2 \qquad (3-23)$$

Where switching frequency fs = 1Ts and

$$f_c = \frac{1}{2\pi\sqrt{LC}} \tag{3-24}$$

Equation 3-23 shows that the voltage ripple can be minimized by selecting a corner frequency fc of the low pass filter at the output such that $fc \ll fs$. Also, the ripple is independent of the output load power, so long as the converter operates in the continuous-conduction mode. We should note that in switch-mode dc power supplies, the percentage ripple in the output voltage are usually specified to be less than, for instance, 1%.

The analysis carried out above assumes ideal components and if we were to make the analysis using all the non-ideal components it would make the derivation a bit more complex with a lot of other parameters included in the final equation. But for the calculation of initial values of the components the above approximations does result in reasonable values. It is also important to realize here that the ESR and ESL are also important and can even dominate. More about how the non-ideality can affect the overall system can be found on [21].

3.6 LINEARIZATION USING STATE SPACE AVERAGING:

The goal of the following analysis is to obtain a small signal transfer function $\tilde{V}_o(s)/\tilde{d}(s)$ where $\tilde{V}_o(s)$ and $\tilde{d}(s)$ are small perturbations in the output voltage *Vo* and the switch duty ratio *d*, respectively, around their steady-state dc operating values Vo and D.

3.6.1 POWER STAGE AND OUTPUT FILTER:

Step 1 State-Variable Description for Each Circuit State: In a converter operating in a continuous-conduction mode, there are two circuit states: one state corresponds to when the switch is on and the other to when the switch is off. A third circuit state exists during the discontinuous interval, which is not considered in the following analysis because of the assumption of a continuous-conduction mode of operation.

During each circuit state, the linear circuit is described by means of the state-variable vector **x** consisting of the inductor current and the capacitor voltage. In the circuit description, the parasitic elements such as the resistance of the filter inductor and the equivalent series resistance (ESR) of the filter capacitor should also be included. Here Vd is the input voltage. A lowercase letter is used to represent a variable, which includes its steady-state dc value plus a small ac perturbation, for example, vo=Vo+ \tilde{V}_o Therefore, during each circuit state, we can write the following state equations:

$$X = A_1 X + B_1 V_d \quad during \ d. T_s \qquad (3 - 26)$$

$$AND$$

$$\dot{X} = A_2 X + B_2 V_d \quad during \ (1 - d). T_s \qquad (3 - 27)$$

Where A1 and A2 are state matrices and B1 and B2 are vectors. The output *vo* in all converters can be described in terms of their state variables alone as

 $v_o = C_1 X \qquad during \ d. T_s \qquad (3-28)$

and

$$v_o = C_2 X$$
 during $(1 - d).T_s$ (3 - 29)

Where C1 and C2 are transposed vectors.

Step 2: Averaging the State-Variable Description Using the Duty Ratio *d***.** To produce an average description of the circuit over a switching period, the equations corresponding to the two foregoing states are time weighted and averaged, resulting in the following equations:

$$\dot{X} = [A_1d + A_2]X + [B_1 + B_2(1 - d)]V_d \quad (3 - 30)$$

and

$$v_o = [C_1 d + C_2 (1 - d)]X \tag{3-31}$$

Step 3: Introducing Small ac Perturbations and Separation into ac and dc Components. Small ac perturbations, represented by —~I, are introduced in the dc steady-state quantities (which are represented by the upper case letters). Therefore

$$x = X + \tilde{x} \tag{3-32}$$

$$v_o = V_o + \widetilde{v_o} \tag{3-33}$$

and

$$d = D + \tilde{d} \tag{3-34}$$

In general, $v_d = V_d + \tilde{v_d}$. However, in view of our goal to obtain the transfer function between voltage $\tilde{v_o}$ and the duty ratio \tilde{d} , the perturbation $\tilde{v_d}$. is assumed to be zero in the input voltage to simplify our analysis. Therefore

$$v_d = V_d \tag{3-35}$$

Using Eq. 3-32 through 3-35 in Eq 3-30 and recognizing that in steady state,

 $\mathbf{X}=\mathbf{0},$

 $\dot{\tilde{x}} = AX + BV_d + A\tilde{x} + [(A_1 - A_2)X + (B_1 - B_2)V_d]\tilde{d} + \text{terms containing products of } \tilde{x} \text{ and } \tilde{d} \text{ to be neglected}$ (3 - 36)

where

$$A = A_1 D + A_2 (1 - D) \tag{3-37}$$

and

$$B = B_1 D + B_2 (1 - D) \tag{3-38}$$

The steady-state equation can be obtained from Eq. 3-36 by setting all the perturbation terms and their derivatives to zero. Therefore, the steady-state equation is

$$AX + BV_d = 0 \tag{3-39}$$

And therefore in Eq. 3-36

$$\dot{\tilde{x}} = A\tilde{x} + [(A_1 - A_2)X + (B_1 - B_2)V_d]\tilde{d} \qquad (3 - 40)$$

Similarly, using Eq. 3-32 to 3-34 in Eq. 3-31 results in

$$V_o + \widetilde{v_o} = CX + C\tilde{x} + [(C_1 - C_2)X]\tilde{d} \qquad (3 - 41)$$

Where

$$C = C_1 D + C_2 (1 - D) \tag{3-42}$$

In Eq. 3-41, the steady-state output voltage is given as

$$V_o = CX \tag{3-43}$$

And therefore

$$\widetilde{v_o} = C\widetilde{x} + [(C_1 - C_2)X]\widetilde{d} \tag{3-44}$$

Using Eq. 3-39 and 3-43, the steady-state dc voltage transfer function is

$$\frac{v_o}{v_d} = CA^{-1}B \tag{3-45}$$

44 Department of Electrical And Electronic Engineering, IUT, OIC.

Step 4: Transformation of the ac Equations in to *s***-Domain to Solve for the Transfer Function.** Equations 3-40 and 3-44 consist of the ac perturbations. Using Laplace transformation

in Eq. 3-40.

$$\widetilde{Sx(s)} = A\widetilde{x(s)} + [(A_1 - A_2)X + (B_1 - B_2)V_d]\widetilde{d(s)}$$
(3-46)

Or

$$\widetilde{x(s)} = [SI - A]^{-1} + [(A_1 - A_2)X + (B_1 - B_2)V_d]\widetilde{d(s)}$$
(3-47)

Where **I** is the unity matrix. Using a Laplace transformation in Eq. 3-44 and expressing $\overline{x(s)}$ in terms of $\overline{d(s)}$ from Eq. 3-47 results in the desired transfer function Tp(s) of the power stages:

$$T_p(s) = \frac{\widetilde{v_{o(s)}}}{\widetilde{d(s)}} = C[SI - A]^{-1}[(A_1 - A_2)X + (B_1 - B_2)V_d] + (C_1 - C_2)X \quad (3 - 48)$$

3.6.2 BUCK CONVERTER:

Now we will linearize the power stage and the output filter of the Buck Converter given in Figure 3-15. The two switches are represented by diodes.




Figure 3-10: Buck Converter Circuit

rL is inductor resistance, rc is the equivalent series resistance of the capacitor, and R is the load resistance.




Figure 3-11: Buck Converter (a) switch on;

(b) switch off

From Figure 3-16 the following equations can be derived.

$$-V_d + L\dot{x_1} + r_L x_1 + R(x_1 - C\dot{x}_2) = 0 \qquad (3 - 49)$$

And

$$-x_2 - Cr_c \dot{x}_2 + R(x_1 - C\dot{x}_2) = 0 \qquad (3 - 50)$$

In matrix form, these two equations can be written as

$$\begin{bmatrix} \dot{x_1} \\ \dot{x_2} \end{bmatrix} = \begin{bmatrix} -\frac{Rr_c + Rr_L + r_c r_L}{L(R + r_c)} & -\frac{R}{L(R + r_c)} \\ \frac{R}{C(R + r_c)} & -\frac{1}{C(R + r_c)} \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} + \begin{bmatrix} \frac{1}{L} \\ 0 \end{bmatrix} V_d$$
(3-51)

Comparing the equations with Eq. 3-26 yields

$$A_{1} = \begin{bmatrix} -\frac{Rr_{c} + Rr_{L} + r_{c}r_{L}}{L(R + r_{c})} & -\frac{R}{L(R + r_{c})} \\ \frac{R}{C(R + r_{c})} & -\frac{1}{C(R + r_{c})} \end{bmatrix}$$
(3 - 52)

And

$$B_1 = \begin{bmatrix} \frac{1}{L} \\ 0 \end{bmatrix} \tag{3-53}$$

The state equation for the circuit of Fig 3.15 with the switch off can be written by observation, noting that the circuit of Fig. 3.16(b) is exactly the same as the circuit of Fig 3.16(a) with Vd set to zero.

$$A_2 = A_1 \tag{3-54}$$

$$B_2 = 0$$
 (3 – 55)

The output voltage in both the circuit states is given as

$$v_{o} = R(x_{1} - C\dot{x}_{2})$$

$$= \frac{Rr_{c}}{R + r_{c}}x_{1} + \frac{R}{R + r_{c}}x_{2}$$
(3 - 56)

Using \dot{x}_2 from Eq. 3-50

$$= \begin{bmatrix} \frac{Rr_c}{R+r_c} & \frac{R}{R+r_c} \end{bmatrix} \begin{bmatrix} x_1\\ x_2 \end{bmatrix}$$

Therefore, in Eq. 3-28 and 3-29

$$C_1 = C_2 = \begin{bmatrix} \frac{Rr_c}{R + r_c} & \frac{R}{R + r_c} \end{bmatrix}$$
(3 - 57)

46 Department of Electrical And Electronic Engineering, IUT, OIC.

$$A = A_1$$
 (from Eq - 37 and Eq - 54) (3 - 58)

$$B = B_1 D$$
 (from Eq - 38 and Eq - 55) (3 - 59)

$$C = C_1 (from Eq - 42 and Eq - 57)$$
 (3 - 60)

Model Simplification: In all practical circuits,

$$R \gg (r_C + r_L) \tag{3-61}$$

Therefore, A and C are simplified as:

$$A = A_1 = A_2 = \begin{bmatrix} -\frac{r_C + r_L}{L} & -\frac{1}{L} \\ \frac{1}{C} & -\frac{1}{RC} \end{bmatrix}$$
(3 - 62) $C = C_1 = C_2$
= $[r_C \quad 1]$ (3 - 63)

and **B** remains unaffected as:

$$B = B_1 D = \begin{bmatrix} \frac{1}{L} \\ 0 \end{bmatrix} D \tag{3-64}$$

Where **B**2=0. From Eq. 3-62,

$$A^{-1} = \frac{LC}{1 + (r_c + r_L)/R} \begin{bmatrix} -\frac{1}{RC} & \frac{1}{L} \\ -\frac{1}{C} & -\frac{r_c + r_L}{L} \end{bmatrix} \quad (3 - 65)$$
$$\frac{V_o}{V_d} = D \frac{R + r_c}{R + (r_c + r_L)} \cong D \quad (3 - 66)$$

$$G(s) = \frac{v_o(s)}{d(s)} \cong V_d \frac{1 + Sr_C C}{LC[S^2 + S\left\{\frac{1}{RC} + \frac{(r_C + r_L)}{L}\right\} + \frac{1}{LC}]}$$
(4 - 67)

Eq. 3-67 is the Open Loop Transfer Function of the circuit represented in Figure 3.16. The term in the third brackets in the denominator of Eq. 3-69 are of the form $S^2 + 2\varepsilon\omega_o S + \omega_o^2$, where 1

$$\omega_0 = \frac{1}{\sqrt{LC}}$$
(3-68)
$$\varepsilon = \frac{\frac{1}{RC} + \frac{r_C + r_L}{L}}{2\omega_0}$$
(3-69)

Therefore, from Eq. 3-67 the transfer function can be written as

47 Department of Electrical And Electronic Engineering, IUT, OIC.

$$\omega_0 = F_{LC}$$

$$T_p(s) = \widetilde{\frac{v_o(s)}{d(s)}} = V_d \frac{\omega_o^2}{\omega_z} \frac{S + \omega_z}{S^2 + \varepsilon \omega_o S + \omega_o^2} \qquad (3 - 70)$$

Where a zero is introduced due to the equivalent series resistance of the output capacitor at the frequency

$$\omega_z = F_{ESR} = \frac{1}{r_C C} \tag{3-71}$$

3.7 DESIGN PARAMETERS:

The converter, in this thesis, is designed for CCM operation, and needs to operate from a 12 ± 3 V DC source. The output voltage, Vo, from the converter must be 2 ± 0.1 V with a steady-state ripple of less than 2.5 percent or 0.05 V. The converter is required to maintain output voltage while the output current, Io, varies between 1 A and 10 A.

3.8 TIME DOMAIN ANALYSIS OF OPEN LOOP DC-DC BUCK CONVERTER:

. The time-domain response of the buck converter needs to maintain within operating parameters stated within section 3.7. As the input source varies ± 3 V and loads vary between 1 A and 10 A, the output voltage is required to be 2 ± 0.1 V. Three separate responses are analyzed to see if the buck converter remains within the required operating parameters: connection to the 12 V DC power source, 1 A step change in the load, and 1 V step change in the power source. The open loop Simulink model of Dc-Dc Buck converter is shown in figure 3-17.




Figure 3-12: Simulink model of buck converter

3.8.1 OUTPUT RESPONSE OF THE CONVERTER TO 12V DC POWER SOURCE:

The buck circuit is required to reach a steady-state voltage of 2 V when connected to a 12 V power source. The converter is connected to the source operating under minimum loading conditions: 1 A. The duty cycle is set to 0.1667. From the response shown in Figure 3-18, it can be seen that the output voltage meets the steady-state operating conditions; the steady-state error is 0.4

percent. The transient characteristics are a maximum overshoot of 69.4 percent, a rise time of 88 sec, and a settling time of 2.75 msec.




Figure 3-13: Uncompensated open-loop time-response of buck converter to a 12 V power source with a duty cycle of 0.1667.

3.8.2 OUTPUT RESPONSE TO 1AMP STEP CHANGE IN LOAD CURRENT:

The load is capable of varying between 1 AMP and 10 AMP after the system has reached steady-state. The changes in the load alter the operating condition of the system and therefore changes in the load are analyzed to see if the system still remains within operating parameters after a change in the load has occurred. To test the system, a 1 AMP step change in the load is applied. The response can be seen in Figure 3.19. The output voltage response still meets steady-state operating conditions but the transient operating parameters are not satisfied. The steady-state error is 1 percent. The maximum overshoot is 7.5 percent, and the maximum undershoot is 13.5 percent, which exceed outside the 5 percent requirement




Figure 3-14: Uncompensated open-loop time-response to a 1 Amp step change in the load current with the same duty cycle.

3.8.3 OUTPUT RESPONSE TO 1V STEP CHANGE IN INPUT POWER SOURCE:

The source is capable of varying ± 3 V, and changes in the source voltage affect the operating condition of the system, and therefore can impact the output voltage. To test if the system remains within operating parameters, a 1 V step change is applied to the converter after response from the power source has reached steady-state. The response of the output voltage can be seen in Figure 3-20. The output voltage no longer meets the steady-state operating requirements. The steady-state error is 8.4 percent. In addition, the peak response of the system is 2.282 V, which exceeds the 5 percent requirement.




Figure 3-15: Uncompensated open-loop time-response to a 1 V step change in source voltage with the same duty cycle.

CHAPTER 04 DESIGN OF ANALOG AND DIGITAL PID CONTROLLERS FOR DC-DC BUCK CONVERTER

4. INTRODUCTION

In this chapter, typical methods used to design analog and digital PID controllers are discussed. First, PID compensator design based upon root locus is introduced, and the procedure for designing the compensator is explained. Next, PID design based on a frequency response method is discussed.

4.1 DESIGN OF ANALOG PID CONTROLLER:

Analog PID controllers are common in many applications. They can be easily constructed using analog devices such as operational amplifiers, capacitors and resistors. They are reliable in mechanical feedback systems, and able to satisfy many control problems. Different methods of PID controller design are discussed below. The general block diagram of PID compensated system is shown in the figure 4-1. Where P, I and D are the Proportional, Integral and Differential gains of controllers respectively. U(t) is the reference signal, e(t) is the error signal and Y(t) is the desired output.




Figure 4-1: PID compensated system

4.1.1 DESIGN VIA ROOT LOCUS METHOD:

Root locus is one of the methods used to design control systems. It is a technique that plots closed-loop poles in the complex plane as the gain varies from zero to infinity. It is a method that analyses the relationship between the poles, gain and the stability of the system. By understanding the root locus plot, one can design a controller to novel specifications, and understand clearly how different controller architectures affect the system.

In a root locus, the imaginary component of a pole corresponds to damped natural frequency, while the radius from the origin to the pole corresponds to natural frequency. The settling time for a system is determined by the slowest response among all responses. The least settling time

can be achieved if the roots fall to the far left on the left-hand plane; overshoot can be prevented by placing the poles on the real axis.

In order to design a PID controller using the root locus method, the system must be first transformed into a transfer function. In general, root locus technique analyzes only single input single output (SISO) systems. However, an appropriate approximation of transforming a multi input multi output (MIMO) system into a SISO model can produce a close estimation of the characteristics of the system. A root locus that passes through the right-hand plane is considered unstable, whereas one that remains in the left-hand plane implies a stable system. A root locus that falls in the $j\omega$ axis (between the right- and left-hand planes) is considered marginal stable.

Figure 4-2 is an example of a close loop system. K represents the PID controller, G represents the transfer function of the system, and H represents the feedback parameter.




Figure 4-2: Closed loop system.

4.1.1.1 DESIGN PROCEDURE OF AN ANALOG PID CONTROLLER VIA ROOT LOCUS METHOD:

- 1. Develop a set of reasonable transient specification based upon the particular application. From the specifications, find a pair of closed-loop dominant poles which meet these specifications, s1 and s1*.
- 2. Find KI term from steady-state error, ess.
- 3. Lump $\frac{Ki}{S}$ term into the GPID together with G(S).
- 4. Solve for KP and KD by using

$$G_{PID}G(s_1) = -1 \tag{4-1}$$

Equation 4-1 is rearranged such that

$$K_{P} + K_{D}s_{1} = -\frac{1}{G(s_{1})} - \frac{K_{I}}{s_{1}}$$
(4-2)

- 5. Hence, KP and KD can be solved by equating the real and imaginary term on the left and right side of the equation.
- 6. Sketch the resulting root locus for the compensated system.

4.1.1.2 **DESIGN OF PID CONTROLLER FOR DC-DC BUCK CONVERTER:**

A PID controller is designed for the control of buck converter using the following specification and the transfer function of the buck converter derived in section 3.6.2.

- \blacktriangleright Settling time < 0.137 second
- \blacktriangleright Overshoot < 30%
- \succ Steady state error = 0

$$G(s) = \frac{\widetilde{v_o(s)}}{\widetilde{d(s)}} \cong V_d \frac{1 + Sr_C C}{LC[S^2 + S\left\{\frac{1}{RC} + \frac{(r_C + r_L)}{L}\right\} + \frac{1}{LC}]}$$

From the design specification, the desired closed-loop dominant poles are -29.14+j47.02. By going through procedure 3 to 6 in section 4.1.1.1, proportional, integral and derivative gains are found 900.12, 2250.7 and 9 respectively. Therefore the transfer function of the PID controller is given by

$$G_{PID}(s) = 900.2 + \frac{2250.7}{S} + 9S \tag{4-3}$$

4.1.2 **DESIGN VIA FREQUENCY RESPONSE METHOD:**

Frequency response is another method commonly used to design a PID controller. Unlike root locus for the s-domain, using poles and zeros, frequency response uses the magnitude and phase of the controller to shape the curve in order to meet the specifications.

Each individual term of a PID controller is defined differently in Bode plots. As in root locus, the proportional term does not change the shape of the plot; it adjusts the gain and phase margins by shifting the magnitude of the Bode plot up or down. The integral term adds a slope of -20dB/dec to the phase; it tends to destabilize the system by adding a constant -90 degrees to the phase angle of the system. The derivative term increases the phase margin by adding a +90 degree phase angle into

the system, which corresponds to the damping ratio; also, a slope of +20dB/dec is contributed to the phase.

Two important parameters in determining the system stability in the frequency response method are gain margin (GM) and phase margin (PM). Phase margin can be found by finding the crossover frequency when the phase angle is -180 degrees, and measuring the magnitude distance below 0 dB. Similarly, gain margin can be found by finding the crossover frequency when the magnitude plot is 0 dB, and measuring the angle distance above -180 degrees. The system is unstable if the magnitude plot is not below the 0 dB line when the system is at -180 degrees, or if the phase plot is not above - 180 degrees when the system is at 0 dB.

4.1.2.1 DESIGN PROCEDURE OF AN ANALOG PID CONTROLLER VIA FREQUENCY RESPONCE METHOD:

- 1. Make sure the open loop system is stable.
- 2. Draw the Bode plot of the open loop system.
- 3. From the design specification, phase margin is related to damping ratio, ζ as in Eq. 4-4.Also, the ratio of the crossover frequency and the natural frequency is related as in Eq. 4-4-5.

Phase Margin =
$$\tan^{-1} \frac{2\zeta}{\sqrt{-2\zeta^2 + \sqrt{1 + 4\zeta^4}}}$$
 (4-4)

$$\frac{\omega_c}{\omega_n} = \sqrt{-2\zeta^2 + \sqrt{1 + 4\zeta^4}} \tag{4-5}$$

4. By understanding the contribution of P, I and D on a Bode plot, they can be specified such that the design specification for a closed loop system, such as phase margin and crossover frequency can be fulfilled.

4.1.2.2 DESIGN OF PID CONTROLLER FOR DC-DC BUCK CONVERTER:

The Bode plot of the open loop Dc-Dc converter from the transfer function in section 3.6.2 is shown in Figure 4-3




Figure 4-3: Bode Plot of the open loop system

From Eq. 4.4 and Eq. 4.5, the phase margin is found to be 2.4083 degree, and the crossover frequency is 2416.6Hz. Thus the P, I and D gain are 885, 2200.5 and 10 respectively. Thus the transfer function of the PID controller is given by

$$G_{PID}(s) = 885 + \frac{2200.5}{S} + 10S$$
 (4 - 6)

The Bode plot of the compensated system is shown in Figure 4-4. It should be noted that the phase margin has improved significantly. The phase margin of the compensated system is 47.5 degree, and the crossover frequency is 5282.5Hz.




Figure 4-4: Bode Plot of the compensated system.

4.2 DIGITAL PID CONTROLLER:

Digital PID controller is commonly used because they are more suitable to design for a complex system for the purpose of reducing cost, and is more immune to noise than an analog PID. Several methods can be used to design a digital PID. One of the methods is to design an analog PID first, then convert the s-domain into the z-domain with appropriate approximation. A digital PID can also be directly designed by the root locus and direct response methods.

4.2.1 DIRECT CONVERSION FROM ANALOG TO DIGITAL PID CONTROLLER:

The conversion from s-domain into z-domain is quick and easy. The conversion can be done by using difference approximation, ZOH (zero-order hold), bilinear transformation or first-order hold. In this section, the difference approximation equation is derived. The proportional term in PID can be approximated as:

$$K_{p}e(k) \tag{4-7}$$

The backward rectangular rule approximation of integral term in PID:

$$K_T Te(k-1) \tag{4-8}$$

Also, the backward difference approximation of derivative term in PID:

$$\frac{K_D}{T}[e(k) - e(k-1)] \tag{4-9}$$

However, the integral term requires previous information. Thus, the summation of the three terms becomes, where T denotes the sample period.

$$u(k) = K_P e(k) + a(k) + \frac{K_D}{T} [e(k) - e(k-1)]$$

$$a(k) = a(k-1) + K_T T e(k-1)$$
(4-10)

Equation 4-10 is the position algorithm of the present control output. The velocity algorithm for the PID is:

$$u(k-1) = K_P e(k-1) + a(k-1) + \frac{K_D}{T} [e(k-1) - e(k-2)]$$

$$a(k-1) = a(k-2) + K_T T e(k-2)$$
(4-11)

...

By subtracting Equation 4-11 from Equation 4-10, the digital PID is approximated as:

$$u(k) - u(k-1) = K_{P}[e(k) - e(k-1)] + K_{I}Te(k-1) + \frac{K_{D}}{T}[e(k) - 2e(k-1) + e(k-2)]$$
(4-13)

4.2.2 DIGITAL PID DESIGN VIA DIRECT ROOT LOCUS METHOD:

Root locus design for a digital PID is similar to an analog PID. Basically, the rules for drawing the root locus for both are the same except that stability, frequency and damping ratio are changed. In terms of stability, it is suggested that the poles be placed in the right-hand plane, and inside the unit circle. The closer the poles are to the origin, the faster the settling time will be.

The procedure to design a digital PID is exactly the same as an analog PID, where the poles and zeros work together to shape the root loci to the desired location. Even though there is no need to physically build a controller algorithm as the analog PID, one needs to consider whether the digital PID is realizable (*i.e.* the controller does not requires future variables). If the controller is not programmable, the digital PID needs to be redesigned. Modification such as adding another pole inside the unit circle can possibly make the controller realizable.

4.2.3 DIGITAL PID DESIGN VIA DIRECT FREQUENCY METHOD:

Direct frequency design is useful especially in deadbeat control, a method to make the system meet commands one sample time later than the desired time.

Using direct frequency design, system requirements are first considered, and written in the form of a transfer function. The controller and system transfer function is set equal to the desired transfer function. Then, the proportional, integral and derivative terms can be solved. This is illustrated in Equation 4-14

$$T(z) = \frac{C(z)}{R(z)} = \frac{D(z)G(z)}{1 + D(z)G(z)}$$
(4-14)

In Equation 4-14, T(z) represents the desired transfer function, C(z) represents sampled system output, R(z) represents sampled system desired input, D(z) represents a controller transfer function, and G(z) represents a discrete system transfer function.

Again, the digital PID must be programmable, so that it does not require the knowledge of future variables.

CHAPTER 05 DESIGN OF SLIDING MODE CONTROLLER FOR DC-DC BUCK CONVERTER

5. SLIDING MODE CONTROL

5.1 INTRODUCTION:

In the formulation of any control problem there will, typically, be discrepancies between the actual plant and the mathematical model developed for controller design. This mismatch may be due to the variation in system parameters or the approximation of complex plant behavior by a straightforward model.

It must be carefully ensured that the resulting controller has the ability to produce the required performance levels in practice despite of the plant/model mismatches. This aroused intense interest in the development of robust control methods, which seeks to solve this problem. The Sliding Mode Control (SMC) methodology gives one particular approach to robust controller design.

The SMC is a particular type of the Variable Structure Control System (VSCS), which is characterized by a suite of feedback control laws and a decision rule. The decision rule, termed the switching function, has at its input some measure of the current system behavior and produces as an output the particular feedback controller, which should be used at that instant of time. A Variable Structure System (VSS) may be regarded as a combination of subsystems, where each subsystem has a fixed control structure and is valid for specified regions of the system behavior.

Introducing this additional complexity into the system renders the ability to combine useful properties of each of the composite structures of the system. Furthermore, the system may be designed to possess new properties not present in any of the composite structures alone.

In the SMC, the VSCS is designed to drive and then constrain the system state to lie within the neighborhood of the switching function. This approach has two advantages:

- The dynamic behavior of the system may be tolerated by the particular value reference chosen for the switching function, and
- > The closed-loop response becomes totally insensitive to a particular class of uncertainty.

The latter invariance property clearly makes the methodology an appropriate candidate concept for robust control. In addition, the ability to directly specify the performance makes the SMC attractive from the design perspective.

Prof. Utkin is one of the originators of the concepts of VSS and SMC. He is an author of five books and more than 280 technical papers. His current research interests are control of infinitedimensional plants including flexible manipulators, sliding modes in discrete time systems and microprocessor implementation of SMC, control of electric drives and alternators, robotics and automotive control.

5.1.1 BASICS OF SLIDING MODE CONTROL:

The basic idea of Sliding Mode Control is to design first a sliding surface in state space and then the second is to design a control law direct the system state trajectory starting from any arbitrary initial state to reach the sliding surface in finite time, and finally it should come to a point where the system equilibrium state exists that is in the origin point of the phase plane. The existence, stability and hitting condition are the three factors for the stability of sliding mode control. Sliding Mode Control principle is graphically represented in Figure 5-1, where S=0, represent the sliding surface and x1 and x2 are the voltage error variable and voltage error dynamics respectively. The sliding line (when it is a two variable Sliding Mode Control system in two-dimensional plane) divides the phase plane into two regions. Each region is specified with a switching state and when the trajectory arrives at the system equilibrium point, the system is considered as stable.




Figure 5-1: Phase Plot for (a) ideal SM Control (b) actual SM control

If the hysteresis band around the sliding line becomes zero, then system is said to be operated with ideal Sliding Mode Control. But, from the practical point of view, this is not possible to achieve. Hence, the actual SM control operation that is when the hysteresis band is not ideal having a finite switching frequency is shown in figure 1.1(b) [18]

5.1.2 **REVIEW ON SLIDING MODE CONTROL THEORY:**

In this section a general review on SM control theory is presented. Let us consider a general system with scalar control as an example for better understanding of design procedure of SM control. The SM control theory is a well discussed topic [18], [20].

$$\frac{dx}{dt} = f(x, t, u) \tag{5-1}$$

In the Equation 5-1, x is the column vector that represents the state of the system, f is a function vector with n dimension, u is the control input that makes the system discontinuous. The function vector f is discontinuous on the sliding surface S(x,t)=0, which can be represented as,

$$f(x,t,u) = \begin{cases} f^+(x,t,u^+) \text{ for } S(x,t) > 0\\ f^-(x,t,u^-) \text{ for } S(x,t) < 0 \end{cases}$$
(5-2)

Where S(x,t)=0 is the sliding surface (sliding manifold). The system is in sliding mode if its representative point (RP) moves on the sliding surface S(x,t)=0.

Existence condition and reaching condition are two requirements for a stable SM control system. The existence condition of sliding mode requires that the phase trajectories belongs to the two regions, created by the sliding line, corresponding to the two different values of the vector function f must be directed towards the sliding line.

While approaching the sliding line from the point which satisfies S(x,t) > 0, the corresponding state velocity vector f+ must be directed toward the sliding surface, and the same happens for the points above S(x,t) < 0 for which the corresponding state velocity vector is f-.

The normal vectors (f_{N+}, f_{N-}) of the function *f* are orthogonal to the sliding surface or the sliding line, which is given by,

$$\lim_{S \to 0^+} f_N^+ < 0 \implies \lim_{S \to 0^+} \nabla S.f^+ < 0$$
$$\lim_{S \to 0^-} f_N^- > 0 \implies \lim_{S \to 0^-} \nabla S.f^- > 0$$
(5-3)

Where ∇S is the gradient of surface S. This is expressed as

$$\frac{dS}{dt} = \sum_{i=1}^{N} \frac{\delta S}{\delta x_i} \frac{dx_i}{dt} = \nabla S.f$$
(5-4)

Therefore, in mathematical terms the sliding-mode existence condition is represented as

$$\lim_{s \to 0} S \frac{dS}{dt} < 0 \tag{5-5}$$

When the inequality holds in the entire state space, then this is the sufficient condition for the system Representative Point to reach the sliding surface.

63 Department of Electrical And Electronic Engineering, IUT, OIC.

The reaching condition means the system representative point will reach the sliding surface within finite time interval. The scalar discontinuous input u at any instant depends upon the system RP in state space at that instant. Hence, the control input for the system in equation (5-1) can be written in mathematical form as,

$$u = \begin{cases} u^{+} \text{ for } S(x,t) > 0\\ u^{-} \text{ for } S(x,t) < 0 \end{cases}$$
(5-6)

Where u+ and u- are the switching states which belong to the region S(x) > 0 and S(x) < 0 respectively. Let [e+] and [e-] be the steady state representative points corresponding to the inputs u+ and u-. Then a sufficient condition for reaching the sliding surface is given by:

$$\begin{bmatrix} e^+ \end{bmatrix} \in S(x,t) < 0$$
$$\begin{bmatrix} e^- \end{bmatrix} \in S(x,t) > 0$$
(5-7)

If the steady state point for one substructure belongs to the region of phase space reserve to the other substructure, then sooner or later the system representative point will hit the sliding surface. Then, the behavior of dc-dc switching converter when operated in sliding mode with the equivalent input is described below

For the dc-dc converter system the state space model can be written as,

$$\frac{dx}{dt} = f(x,t) + g(x,t)u$$
(5-8)

The control input *u* is discontinuous on sliding surface S(x,t)=0, while *f* and *g* are continuous function vectors. The sliding surface is a combination of state variables as

$$S(x,t) = kx + \varphi \tag{5-9}$$

Under Sliding Mode Control, the system trajectories stay on the sliding surface, therefore:

$$S(x,t) = 0$$

$$\Rightarrow \frac{d}{dt}S(x,t) = 0$$
(5-10)

$$\frac{dS}{dt} = \sum_{i=1}^{n} \frac{\partial S}{\partial x_i} \frac{dx_i}{dt}$$
$$= \nabla S \frac{dx}{dt}$$
$$= k \frac{dx}{dt}$$
(5-11)

Where k is a 1 by n matrix, the elements of which are the derivatives of the sliding surface with respect to the state variables (gradient vector) and is some constant value. Using equations (5-8) and (5-11) leads to

$$k\frac{dx}{dt} = kf(x,t) + kg(x,t)u_{eq} = 0$$
(5-12)

where the discrete control input u was replaced by an equivalent continuous control input u_{eq} , which maintains the system evolution on the sliding surface. The expression for the equivalent control is given as

$$u_{eq} = -(kg)^{-1} kf(x,t)$$
(5-13)

Substituting equation (5-13) into equation (5-8) gives

$$\frac{dx}{dt} = [I - g(kg)^{-1}k]f(x,t)$$
(5-14)

Equation (5-14) describes the system motion under the Sliding Mode Control. The system should be stable around any operating point. For satisfying the stability condition of the Sliding Mode Control, the created sliding surface will always direct the state trajectory towards a point where system stable equilibrium exits. This is generally accomplished through the design of the sliding coefficients to meet the desired dynamical property. This is possible by using the invariance property. Since in sliding mode operation, the state trajectory will track the path of the sliding surface to a point of stability, the dynamical property of the system can be determined by proper selection of sliding coefficient.

5.2 SLIDING MODE CONTROL FOR DC-DC BUCK CONVERTER:

Buck Converter is a time variable and a nonlinear switch circuit which possesses variable structure features. Sliding mode control is well known for its good dynamic response and stability due to its insensitive for parameters change and easier in implementation, so this control technique is used extensively for the control of dc-dc power converters [40], [41], [46]. This section explains about the implementation of a hysteresis modulation (HM) based Sliding Mode Controller for dc-dc buck converter.

5.2.1 SYSTEM MODELING:

A typical SM controller for switching power converters has two control modes: voltage mode and current mode. Here, voltage mode control is employed, i.e. output voltage V_o , is the parameter to be controlled. Figure 5-2 shows the schematic diagram of a Sliding Mode Voltage Controlled Buck converter. Here the state space description of the buck converter under Sliding Mode voltage control, where the control parameters are the output voltage error and the voltage error dynamics is described.




Figure 5-2: Basic structure of an SMC buck converter system

Hence the voltage error x_1 and the voltage error dynamics x_2 (i.e. the rate of change of voltage error) under Continuous Current Mode operation can be expressed as

$$x = \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} = \begin{bmatrix} V_{ref} - v_0 \\ \frac{d}{dt} (V_{ref} - v_0) \end{bmatrix}$$

i.e.
$$\begin{cases} x_1 = V_{ref} - v_0 \\ x_2 = \frac{dx_1}{dt} = -\frac{dv_0}{dt} = -\frac{i_C}{C} \end{cases}$$
 (5-15)

Where V_{ref} represents the reference voltage, V_o is the output voltage, and denotes the capacitor current. Here the reference voltage is assumed to be constant and capacitor ESR is zero. Then, by differentiating (4) with respect to time

$$\begin{aligned} \dot{x}_1 &= x_2 \\ \dot{x}_2 &= -\frac{1}{C} \frac{d}{dt} i_C \end{aligned} \tag{5-16}$$

The capacitor current equation when the switch is on can be expressed as

$$i_C = i_L - i_0 \tag{5-17}$$

Substituting equation (5-14) into (5-15) results in

$$\mathbf{\dot{x}}_{2} = -\frac{1}{C} \left[\frac{d}{dt} \mathbf{\dot{i}}_{L} - \frac{d}{dt} \mathbf{\dot{i}}_{0} \right]$$
(5-18)

Consider dc-dc buck converter equation when the switch is on

$$\frac{d}{dt}i_L = \frac{v_{in} - v_0}{L} \tag{5-19}$$

Substituting (5-17) into (5-16) and for $i_o = \frac{v_o}{R}$ results in

$$\dot{x}_2 = -\frac{1}{C} \left[\frac{v_{in} - v_0}{L} - \frac{d}{dt} \frac{v_0}{R} \right]$$
(5-20)

By rearranging the terms, we get

67

$$\dot{x}_{2} = -\frac{v_{in}}{LC} + \frac{v_{0}}{LC} + \frac{1}{RC}\frac{dv_{0}}{dt}$$
(5-21)

From equation (5-15), the output voltage,

$$v_0 = V_{ref} - x_1 \tag{5-22}$$

Substituting equation (5-20) into (5-19) leads to

$$\dot{x}_{2} = -\frac{x_{1}}{LC} - \frac{x_{2}}{RC} - \frac{v_{in}}{LC} + \frac{V_{ref}}{LC}$$
(5-23)

Hence, the system equations, in terms of state variables x_1 and x_2 can be written as

$$\begin{cases} \cdot \\ x_1 = x_2 \\ \cdot \\ x_2 = -\frac{x_1}{LC} - \frac{x_2}{RC} - \frac{v_{in}}{LC} + \frac{V_{ref}}{LC} \end{cases}$$
(5-24)

The state space model describing the system can be derived as

Where,

$$\mathbf{A} = \begin{bmatrix} 0 & 1 \\ \frac{1}{LC} & \frac{1}{RC} \end{bmatrix}, \qquad \mathbf{B} = \begin{bmatrix} 0 \\ -\frac{v_{in}}{LC} \end{bmatrix}, \qquad \mathbf{D} = \begin{bmatrix} 0 \\ \frac{V_{ref}}{LC} \end{bmatrix}$$

For Discontinuous Current Mode, inductor current is zero before the next clock cycle. This creates constraints to the state variables. This can be derived by putting $i_L = 0$. Hence, the equation of x_2 the can be written as

$$x_2 = \frac{1}{RC} \left[V_{ref} - x_1 \right]$$
(5-26)

The equation (5-27) represents a straight line in phase plane passing through points (V_{ref} ,0) and (0. $\frac{V_{ref}}{RC}$)

$$\begin{bmatrix} \mathbf{i} \\ x_1 \\ \mathbf{i} \\ x_2 \end{bmatrix} = \begin{bmatrix} -\frac{1}{RC} & 0 \\ 0 & 0 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix}$$
(5-27)

5.2.2 DESIGN OF SLIDING MODE CONTROLLER:

In SM controller, the controller employs a sliding surface to decide its input states to the system. For SM controller, the switching states *u* which corresponds the turning on and off of the converter" switch is decided by sliding line. The sliding surface is described as a linear combination of the state variables. Thus the switching function is chosen as

$$S = c_1 x_1 + c_2 x_2 = C^{\mathrm{T}} \mathbf{x} = \mathbf{0}$$
(5-28)

Where $C^T = [c_1, c_2]$ is the vector of sliding surface coefficients and $x = x_1, x_2^T$. This equation describes a sliding line in the phase plane passing through the origin, which represents the stable operating point for this converter (zero output voltage error and its derivative).

The sliding line acts as a boundary that splits the phase plane into two regions. Each of this region is specified with a switching state to direct the phase trajectory toward the sliding line. When the phase trajectory reaches and tracks the sliding line towards the origin, then the system is considered to be stable, i.e., $x_1 = 0$ and $x_2 = 0$

Substituting equation (5-16) into (5-28) results in

$$S = c_1 x_1 + c_2 x_1 = 0 \tag{5-30}$$

This describes the system dynamic in sliding mode. Thus, if existence and reaching conditions of the sliding mode are satisfied, a stable system is obtained.

To ensure that a system follows its sliding surface, a control law is proposed. In this system, the control law is defined as

$$u = \begin{cases} 1 = \text{ON} & \text{when } S > k \\ 0 = \text{OFF} & \text{when } S < -k \\ \text{previous state, otherwise} \end{cases}$$
(5-31)

Where *k* is an arbitrarily small value. The reason for choosing S > k and S < -k as the switching boundary is to introduce a hysteresis band which determines the switching frequency of the converter. If the parameters the state variables are such that S > k, switch S_w of the buck converter will turn on. When S < -k, it will turn off. In the region $-k \le S \le k$, switch remains in its previous state.

Thus, this prevents the SM controller from operating at a high frequency for the power switch to respond. It also alleviates the chattering effect which induces extremely high frequency switching. The switching conditions in equation (5-31) are graphically shown in figure 5-3.




Figure 5-3: Sliding line on $x_1 - x_2$ phase plane

5.2.3 DERIVATION OF SLIDING MODE EXISTENCE CONDITION:

The control law in equation (5-31) only provides the information that the system trajectory is driven toward the sliding line. In order to ensure that the trajectory is maintained on the sliding line, the existence condition of SM operation, which is derived from Lyapunov''s second method to determine asymptotic stability, must be satisfied.

$$\lim_{S \to 0} S.S < 0 \tag{5-32}$$

Hence the specific conditions for the sliding regime to exist can also be expressed as

$$S < 0$$
, if $S > 0$
 $S > 0$, if $S < 0$
(5-33)

The existence condition can be expressed in the standard form

$$S = C^T x = C^T (Ax + Bu + D)$$
(5.34)

70 Department of Electrical And Electronic Engineering, IUT, OIC.

Then the equation (5-30) in two circumstances, it gives,

$$\begin{cases} \mathbf{\cdot} \\ S_{S>0} = C^T \mathbf{\cdot} \\ = C^T A \mathbf{x} + C^T B + C^T D < 0 \\ \mathbf{\cdot} \\ S_{S<0} = C^T \mathbf{\cdot} \\ = C^T A \mathbf{x} + C^T D < 0 \end{cases}$$
(5-35)

For buck converter, when $S \rightarrow 0^+$, the switch function q=1, and when $S \rightarrow 0^-$, the switch function q=0. By substituting the matrices A, B, and D, and state variable *x*, the above inequality becomes:

Case-I when $S \rightarrow 0^+$. $\dot{S} < 0$

$$\lambda_{1} = \left(c_{1} - \frac{c_{2}}{RC}\right) x_{2} - \frac{c_{2}}{LC} x_{1} + \frac{V_{ref} - V_{in}}{LC} c_{2} < 0$$
(5-36)

Case-II when $S \rightarrow 0^-$. $\dot{S} > 0$

71

$$\lambda_{2} = \left(c_{1} - \frac{c_{2}}{RC}\right)x_{2} - \frac{c_{2}}{LC}x_{1} + \frac{V_{ref}}{LC}c_{2} > 0$$
(5-37)

The equations $\lambda = 0$ and $\lambda = 0$ define two lines in the phase plane with the same slope passing through points V_{ref} , 0 and $V_{ref} - V_{iN}$, 0 respectively. These two lines determine the two boundaries of existence region from simulation these are clearly shown in figure 5-4.




Figure 5-4: Region of existence of Sliding Mode mapped in the phase plane Department of Electrical And Electronic Engineering, IUT, OIC.

Point V_{ref} - V_{iN} , 0 is the stable equilibrium point for the trajectories when the switch is on. Similarly the trajectories corresponding to the system off state dynamic always tries to converge to the point V_{ref} , 0, which is the off state equilibrium point. The phase trajectory in Sliding Mode operation is shown in figure 5-5




Figure 5-5: Evolution of phase trajectory in phase plane for C1 > C2 / RC

Sliding mode will occur on the portion of the sliding line S=0, that covers both the on state and off state region and it will overshoot the sliding line if the phase trajectory present outside the existence region. The value of system parameters and sliding coefficients are given in next section 5.3. In figure 5-6, we have increased the value of sliding coefficients c_1 to 5, so the overshoot is increased and that changes the structure of the trajectory.




Figure 5-6: Phase plane diagram for C1 > C2 / RC




Figure 5-7: Phase plane diagram for C1 < C2 / RC

The chattering phenomenon can be defined as an undesirable oscillation around the sliding surface at a high switching frequency due to the presence of switching imperfections, parasitic effects etc. To control this undesirable high frequency oscillation, generally a hysteresis band is imposed and the width hysteresis band determines the switching frequency. The chattering phenomenon is illustrated in figure 5-9. From figure, it is seen that narrower the hysteresis band higher the switching frequency and except steady state operation, switching frequency is not constant.




Figure 5-8: Chattering Phenomena of Sliding Mode control

CHAPTER 06 DESIGN OF FUZZY LOGIC CONTROLLER & FUZZY BASED PID FOR DC-DC BUCK CONVERTER

6. INTRIDUCTION

This chapter presents a development of a self-tuning fuzzy PID controller to overcome the appearance of nonlinearities and uncertainties in the system. The self-tuning fuzzy PID controller is the combination of a classical PID and fuzzy controller. The controller is designed based on the expert knowledge of the system. Fuzzy logic is used to tune each parameter of PID controller. Appropriate fuzzy rules are designed to tune the parameter KP, KI and KD of the PID controller, the performance of the buck converter has improved significantly compare to conventional PID and Fuzzy controllers.

6.1 FUZZY LOGIC OVERVIEW:

Fuzzy Logic is a piecewise linear method of data analysis based on using non-precise values over a range to determine the correct correspondence to a particular group. Since fuzzy logic is used within the control scheme, explanation of the methodology and terminology is provided.

The fuzzy logic procedure consists of three parts: input fuzzification, input-to-output mapping, and output defuzzification as seen in Figure 6-1. A precise input, such as voltage, current, etc. is measured. The input is the fuzzified by mapping it to a set of input membership functions, through a set of inference procedures. Once the membership to the input functions is determined, the input is mapped to the output membership functions according to a rule base. The rule base is unique to the system and based on expert knowledge. The degree of belonging to the output membership functions are determined and are used to produce a precise output through defuzzification or another inference procedure.




Figure 6-1: Block diagram of fuzzy control system

6.1.1 FUZZY NAMING CONVENTION:

Fuzzy logic makes use of linguistic variables to determine relationships instead of numerical variable. For example, the variables used within this thesis to express the error voltage are given the names Negative Big (NB), Negative Medium (NM), Negative Small (NS), Zero (ZO), Positive Small (PS), Positive Medium (PM), and Positive Big (PB). In order to determine to which category the input belongs, membership functions are needed in order to show the degree of belonging to each particular variable.

6.1.2 MEMBERSHIP FUNCTIONS:

Membership functions are graphical mappings to determine how close or how much something belongs to a particular group. Membership functions can be almost any arbitrary shape though some common ones are triangular, trapezoidal, or bell-shaped, as in Figure 6-2. The membership functions are combined over the total domain to produce fuzzy sets. The degree which an input belongs to each membership function in the fuzzy sets is determined through the inference procedure.




Figure 6-2: Membership function shapes: a) triangular, b) trapezoidal, and c) bell-shaped.

6.1.3 FUZZY OPERATIONS:

In order to understand the inference procedure, the basic fuzzy operation and the rule base are explained. A set of rules for the interaction of the membership functions within the fuzzy sets is defined since membership function overlap. The basic set rules/operations are union, intersection, and complement. Let A and B be the fuzzy sets in U with membership functions μ A and μ B where U is universe of discourse over the range of all possible input values x.

1. Union

The membership function $\mu_{(A\cup B)}$ of the union $A\cup B$ is defined for all $x\in U$ by

$$\mu_{(A\cup B)(x)} = max \ (\mu_A(x), \mu_B(x))$$

2. Intersection

The membership function $\mu_{(A\cap B)}$ of the intersection of $A\cap B$ is defined for all $x\in U$ by

$$\mu_{(A\cap B)}(x) = \min \ (\mu_A(x), \mu_B(x))$$

3. Complement

The membership of the function $\mu_{\overline{A}}$ of the complement of fuzzy set A is defined for all $x \in U$

Each of the operations: union, intersection, and complement are graphically displayed in Figure 6-3.

6.1.4 FUZZY RULE / FUZZY RULE BASES:

A fuzzy rule is mapping from the input domain to the output domain. The fuzzy rule is typically based on expert knowledge of the system. Usually fuzzy rules follow an if.. then..structure, where If x is A, and y is B, then z is C. Where x and y are the input fuzzy variables; z is the output fuzzy variable; A, B, and C are the fuzzy subsets corresponding to the universe of discourse of X, Y, and Z respectfully. Therefore, if there are n fuzzy rules defined as

R1: If x is A1, and y is B1, then z is C1

R2: If x is A2, and y is B2, then z is C2

R3: If x is A3, and y is B3, then z is C3

.....

.....

Rn: If x is An, and y is Bn, then z is Cn

The rule base, R, is defined as the union of the individual rules. An example rule base is shown in figure 6-4. The rule base may also by presented graphically as a surface similar to Figure 6-5




Figure 6-3: Fuzzy Operations a) union, b) intersection, and c) complement.

error								
Δerror	NB	NM	NS	ZO	PS	PM	PB	
NB	NB	NB	NB	NB	ΝM	NS	ZO	
NM	NB	NB	NB	NM	NS	ZO	PS	
NS	NB	NB	NM	NS	ZO	PS	PM	
ZO	NB	NM	NS	ZO	PS	PM	PB	
PS	NM	NS	ZO	PS	PM	PB	PB	
PM	NS	ZO	PS	PM	PB	PB	PB	
PB	ZO	PS	PM	PB	PB	PB	PB	

Figure 6-4: Fuzzy model rule base with two input and single output.




Figure 6-5: Fuzzy model rule base with two input and single output shown as a surface

6.1.5 INFERENCE PROCEDURE:

The inference procedure determines the degree of correlation between the rules and the input. Since the input is typically involves more than one membership function, the inference is used to decide how much of each rule to utilize. Two methods are typically used, inference

with min as conjunction or inference with product as conjunction. Assuming the following rule,

R: if x is A then z is C

Where x as the input fuzzy variable; z the output fuzzy variable; and A and C are the fuzzy Subsets corresponding of the universe of discourse of X and Z respectfully. The degree of correlation would correspond to the membership of x to A

$$r = \mu_A(x)$$
$$c' = min(c, r)$$

or

$$\mu_c'(r) = \min(\mu_c(r), r)$$

for all $z \in Z$.

Similary, the degree of correlation for the production of conjunction

$$r = \mu_A(u)$$
$$c' = c * r$$

or

$$\mu_c'(z) = \mu_c(z) * r$$

for all $z \in Z$.

6.1.6 **DEFUZZIFICATION:**

The center of average method is used to obtain the fuzzy controller's output $\delta d[k]$, which is given by Equation 5-1. When using triangle-shaped membership functions, there are at most four rules that are effective at any one time; therefore, n=4.

$$\frac{\sum_{j=1}^{n} \mu_{A_j}(u) C_{j_i}}{\sum_{j=1}^{n} \mu_{A_j}(u)}$$
(6-1)

6.2 OVERVIEW OF FUZZY PID CONTROLLER:

Fuzzy PID controllers in literature can be classified into three major categories as direct action type, fuzzy gain scheduling type, and hybrid type fuzzy PID controllers [5]. The direct action type can also be classified into three categories according to number of inputs as single input, double input, and triple input direct action fuzzy PID controllers. The classification of fuzzy PID controllers can be seen in Figure 6-6.




Figure 6-6: classification of fuzzy PID controller

6.2.1 SINGLE INPUT FUZZY PID CONTROLLER:

This structure uses error as the only input and has a one dimensional rule-base. As it is seen in Figure 6-7, it is simply a nonlinear mapping of error into fuzzy proportional action cascaded to a conventional PID controller.




Figure 6-7: single input fuzzy PID controller

6.3 SELF TUNING FUZZY PID CONTROLLER:

The proposed controller that is given in Figure 6-8 is the modified version of the single input fuzzy PID controller. It possesses two main parts: the classical PID and fuzzy controllers. A standard PID controller is also known as the —three-term controller, whose transfer function is generally written in the "ideal form" as

$$G_{PID}(s) = K_P + \frac{K_I}{S} + K_D S$$

(6-2)

Where KP is the proportional gain, KI is the integral gain and KD is the derivative gain. The "three-term" functionality is highlighted by the following:

- The proportional term is providing an overall control action proportional to the error signal through the all-pass gain factor.
- The integral term is reducing steady-state errors through low-frequency compensation by an integrator.
- The derivative term is improving transient response through high-frequency compensation.

In this thesis the fuzzy controller will be used to tune the parameter KP, KI and KD of the PID controller, based on certain function of the actuating error signal.




Figure 6-8: Simulink model of self-tuning FPID controller

6.4 CONTROLLER DEVELOPMENT:

In this section a self-tuning fuzzy PID controller is developed. The FPID controller consists of three parallel fuzzy sub controllers, namely, fuzzy-based proportional, integral, and derivative controllers. These independent controllers are grouped together to form an intelligent self-tuning fuzzy PID controller. The FPID controller can account for nonlinearity and adaptable to varying operating condition.

6.4.1 INPUT SCALING:

Since the inference procedure is designed to only operate within the bounds [-1, 1] the input into the fuzzy logic controller is bounded within the universe of discourse between [-1, 1]. The input to the fuzzy controller is directly connected to the output of the ADC. Therefore the input gain gi, should be selected such that VOADCgi ϵ [-1, 1].

6.4.2 CONTROL GAIN COEFFICIENT:

At the first stage of designing process, discrete model of the conventional PID controller is obtained. Then FPID controller, as shown in Figure 6.4, is obtained which has six tuning control parameters: gip, gii, gid, KP, KI, and KD. In order to simplify the calculations gip,=1 and gii= gid,=T can be considered [6]. A Ziegler-Nichols method is used to determine the initial values of KP, KI, KD for a specific set point. Since the performance of FPID controller depends on the gains coefficients, it is obvious that the optimization of these parameters will lead to better performance at a particular set point [7].

6.4.3 FUZZY BASED PROPORTIONAL CONTROLLER:

The first step in designing the controller is to decide which state variables of the system can be taken as the input signal to the controller. The output voltage error e[k] is used as the input to the controller. The output of the fuzzy-based proportional controller is the gain KP. The universe of discourse of interval spanned by the input variable is partitioned into seven fuzzy subsets of Gaussian shaped membership functions assigning each subset a linguistic value; the various subset are presented as NB (Negative Big), NM (Negative Medium), NS (Negative Small), Z (Zero), PS (Positive Small), PM (Positive Medium), and PB (Positive Big) respectively. The main advantage to employ Gaussian function is that its continuity is usually required for most of conventional gradient-based, either first or second order optimization technique [9]. The second step in the design of the fuzzy sub controller is the determination of the fuzzy sets of the input variable. Thus, a total of seven fuzzy rules are required to relate each possible combination of the input variable to the output membership fuzzy sets. A typical rule can be written as follow. IF e[k] is NB THEN KP is NB.

The derivation of the fuzzy control rules is heuristic in nature and based on the following criteria [10]:

- When the output of the converter is near the set point and is approaching it rapidly, the KP must be kept constant so as to prevent overshoot.
- When the set point is reached and the output is still changing, the KP must be changed a little bit to prevent the output from moving away.
- > When the set point is reached and the output is steady, the KP remains unchanged.
- When the output is above the set point, the sign of the change of KP must be negative, and vice versa.

The next step in the design of the fuzzy sub controller is inference mechanism. The results of the inference mechanism include the weight factor Wi and the change in KP ci of the individual rule. The weight factor Wi is obtained by Mamdani's min fuzzy implication of μe (e[k]), μce is the membership degrees [9]. Control ci is taken from the rule base. The change in KP inferred by the zi= wi * ci is given by

$$\min\{\mu_e(e[k]) * c_i\}$$

(6-3)

The last step in the design of the fuzzy sub controller is the defuzzification process. The input for the defuzzification process is a fuzzy set (the aggregate output fuzzy set) and the output obtained is also aggregated fuzzy output. But generally, it is required that the output be a single crisp number. As the aggregated fuzzy set encompasses a range of output values, it must be defuzzified in order to resolve to a single crisp output value from the set. The center of average method is used to obtain the fuzzy controller's output for the control of buck converter.

The proportional gain control surface needs to minimize the rise time, the overshoot and steady state error. In order to improve the rise time, overshoot, and steady-state error, the centers for the input and output fuzzy sets are chosen, shown in figure 6-9. The control surface corresponding to these centers can be seen in figure 6-10.

	NB2	NB2	NB	NM	NS	ZO	PS	PM	PB	PB2	PB3
Input	-1	-0.9	-0.8	-0.12	-0.01	0	0.01	0.12	0.8	0.9	1
Output	1	-0.6	-0.42	-0.3	-0.1	0	0.1	0.3	0.42	0.6	1

Figure 6-9: Centers for input/output fuzzy set for proportional gain




Figure 6-10: Proportional Gain Control Surface


6.4.4 FUZZY BASED INTEGRAL CONTROLLER:

The same technique applied to the fuzzy-based proportional controller is applied to the fuzzy-based integral controller. The controller has single input the output voltage error e[k]. The output of the fuzzy-based integral controller is the gain KI. Seven fuzzy sets are defined for the fuzzy linguistic variable e[k]. After specifying the fuzzy sets of the fuzzy variable, the membership function for these sets are derived. The membership functions are composed of the same fuzzy Gaussian membership functions allocated for the fuzzy based proportional controller. Similarly, the number of fuzzy rules that are required is equal to the number of fuzzy sets that the input variable makes. Therefore, a total of seven fuzzy rules are introduced. The same Mandani's min fuzzy implication of $\mu(e[k])$ is used for the inference mechanism. For the defuzzification process the center of average method is used to obtain the fuzzy controller's output for the control of buck converter.

The integral control surface needs reduce the steady-state error to zero while still maintaining the overall stability of the system. In order to reduce the steady- to these centers can be seen in figure 6-12.state error while still maintaining stability, the centers for the input and output fuzzy sets are chosen, shown in figure 6-11.

	NB2	NB2	NB	NM	NS	ZO	PS	PM	PB	PB2	PB3
Input	-1	-0.35	-0.1	-0.01	-0.005	0	0.005	0.01	0.1	0.35	1
Output	1	-1	-0.4	-0.2	-0.01	0	0.01	0.2	0.4	1	1

Figure 6-11: Centers for input/output fuzzy set for integral gain.





6.4.5 FUZZY BASED DERIVATIVE CONTROLLER:

The same process applied to fuzzy-based proportional and integral controller is applied to the fuzzy-based derivative controller. The input signal to the controller is the error signal e[k]. The output of the controller is the gain KD. Seven fuzzy sets are defined for the fuzzy linguistic variable e[k]. The same fuzzy Gaussian membership functions allocated for the fuzzy based proportional and integral controller are used for these fuzzy sets.

The derivative control surface needs to increase the stability and decrease the over-shoot of system, while having little impact on the speed of the system. In order to decrease the overshoot and increase the stability of the system, the centers for the input and output fuzzy sets are chosen, shown in figure 6-13. The control surface corresponding to these centers can be seen in figure 6-14.

	NB	NM	NS	ZO	PS	PM	PB
Input	-1	-0.2	-0.02	0	0.02	0.2	1
Output	-1	-0.8	-0.2	0	0.2	0.8	1

Figure 6-13: Centre's for input/output fuzzy set for derivative gain




Figure 6-14: Derivative Gain Control Surface

6.4.6 **OUTPUT SCALING:**

Output scaling allows the output of the FPID controller to be adjusted so it has the appropriate amplitude when applied to the DPWM of the buck converter. The FPID controller output is bounded in the universe of discourse between [-1, 1]. The change in duty cycle control ratio of the DPWM is bounded between [-D, 1-D], therefore the output gain must be selected such that VoFPIDgo ϵ [-D, 1-D], since VoFPID=a, it is already bounded between [-D, 1-D] and g0=1.

CHAPTER 07 IMPLEMENTATION OF DSP FOR DIGITAL CONTROLLERS

7. INTRODUCTION

Power electronics systems are typically a complex combination of linear, nonlinear and switching elements. High-frequency converters add another dimension of complexity because of their fast dynamics. Real-time power electronics systems, therefore, demand the use of high-speed data acquisition and control. DSPs (Digital Signal Processors) meet the processing requirements posed by such systems. DSPs are used in multiple applications in power electronics including AC motor drives, high-frequency converter control, motion control, robotics and real-time testing and monitoring.

7.1 OVERVIEW OF DSPs:

Because of the DSP's special architecture, it is more useful than a general-purpose microprocessor for the high-speed processing applications and real-time systems such as control system. DSPs are built with Harvard architecture, and this configuration employs separate program and data buses [14]-[17]. The benefit of this arrangement is the increased speed because instructions and data can move in parallel instead of sequentially. DSPs, like many advanced microprocessors, use pipelining to operate on several instructions simultaneously.

- Hard-Wired Logic: In DSPs, most instructions execute in one machine cycle because all functions are performed internally in hard-wired logic. Hardware multipliers in DSPs perform multiplication in a single cycle
- Scaling: Hardware shifters allow the scaling of data used in computations. This helps prevent overflows and keep the required precision.
- Saturation: In DSPs, the accumulator handles overflow by saturating to the most positive or least negative value, thus eliminating rolling over.
- Word Length: Some DSPs support a large word length, thus reducing the quantization error. They also support a larger intermediate word length for intermediate computational results.
- Other Features: Many DSP chips include input/output (I/O) functionality, timing circuitry, direct memory access (DMA) controllers and high-speed memories on-chip.

DSPs resemble reduced instruction set computers (RISCs), in that a small set of frequently used instructions are optimized for numerical processing at the expense of less frequently used generalpurpose operations. DSP instruction sets efficiently handle mathematical operations common to many algorithms that are repeatedly executed in time-critical loops. For example, digital filters which are often used in signal processing and control applications, are implemented using recursive difference equations of the form:

$$y(n) = \sum_{i=0}^{N} a(i)x(n-i) + \sum_{j=1}^{M} b(j)y(n-j)$$
(7-1)

The equation (7-1) states that any output can be computed as a weighted sum of the input at the present time, past inputs and past outputs. Each step in this computation involves a multiplication and addition. The multiply and accumulate (MAC) instruction in DSPs perform this in a single instruction cycle. In contrast, in a typical fixed-point microprocessor, a "multiply" and "add" typically executes in 15 to 20 machine cycles. MAC is the one instruction that most distinguishes DSPs from other micros.

DSPs also significantly increase execution speed by performing multiple operations in parallel. For instance, in the same instruction cycle that a MAC operation is being performed, a parallel data move can be carried out. Thus, the special DSP instructions supplement the computational speed of DSPs and make them ideal for high-performance real-time applications.

7.2 ARCHETECTURE OF TI C2000 AND TMS320F2812 :

TI has developed the DSP solutions that are driving digital control by providing the industry's high performing and code efficient DSPs. The TMS320C2000 family of DSP controllers set the standard for performance and peripheral integration by offering a unique combination of on-chip peripherals such as flash memory, ultra-fast A/D converters, PWM modules and robust CAN modules.

TMS320C2812 is a member of the TMS320C28x DSP generation, which is a highly integrated, high-performance solution for demanding control applications [28]-[29]. These devices are based on a 32-bits DSP core delivering 150 MIPS of performance on a flash process and an impressive 32x32bit MAC in a single 6.67ns cycle. These DSPs also uniquely feature a large amount of fast-access on-chip flash memory so that code can be executed internally without adding costly external flash memories. Furthermore, these devices incorporate a high-precision ultra-fast ADC together with many control and communication peripherals for truly single-chip designs. Figure 7-1 is the architecture of the TMS320C2812.




Figure 7-1: Architecture of TMS320C2812

Due to its architecture, which is specially optimized for C/C++, these devices offer good code efficiency, and give customers the ability to develop their algorithms entirely in high-level languages. Further, these devices uniquely enable customers to develop their code in virtual floating point via the IQ math capability.

The TMS320C2812 supports multiple bus architecture, whose memory bus architecture contains a program read bus, and data read bus and data write bus. The 32-bit-wide data busses enable single cycle 32-bit operations. The F281x and C281x implement the standard IEEE 1149.1 JTAG interface. Additionally, the TMS320C2812 supports the real-time JTAG mode of operation including the contents of memory, peripheral and register locations; that is to say, the real time analysis is allowed. It contains 128K x 16 of embedded Flash memory and 128K x 16 of ROM, and two blocks of single access memory, each 1K x 16 in size. The TMS320C2812 supports the 32-bits CPU timers and several serial communications peripherals including CAN, McBSP, SPI and SCI. Further, it supports the event managers and ADC as peripherals, which are used for embedded control and communication.

7.2.1 PWM GENERATORS AND ADC OF TMS320F2812:

With digital power applications, ADC and PWM modules are the most important peripheral devices inside the DSPs. TMS320F2812 provides high performance ADC and PWM generators and makes it possible to meet the high requirement of DC-DC converters.




Figure 7-2: Structure of ADC in TMS320F2812

The ADC of TMS320F2812 provides 12-bit core with built-in dual sample-and-hold (S/H), simultaneous sampling or sequential sampling modes, very fast conversion time (running at 25MHz), ADC clock, or 12.5 MSPS, and 16-channel, multiplexed inputs and 16 result registers to store conversion values. The sequencer of ADC can be operated as two independent 8-state sequencers or as one large 16-state sequencer. The ADC interrupts can be triggered by multiple sources for the start-of-conversion (SOC) sequence, such as S/W — software immediate start, event manager A/B or the external pins.

The PWM modules of TMS320F2812 are designed to generate pulse width modulated waveforms used in motor control and motion control applications. The PWM waveform generation capability of each event manager module (A and B) is summarized as follows.

There are five independent PWM outputs — three of which are generated by the compare units, while the other two are generated by the GP timer compares — plus three additional PWM outputs, dependent on the three compare unit PWM outputs. TMS320F2812 provides programmable deadband for the PWM output pairs, and the minimum dead-band duration of one device clock cycle

(6.67ns). The minimum PWM pulse width and pulse width increment/decrement is one clock cycle. The PWM supports 16-bit maximum PWM resolution and programmable generation of asymmetric, symmetric and space vector PWM waveforms. Figure 7-3 is an example of generating the PWM waveform with the controlled dead time based on the given PWM period and initial values.





Figure 7-3: Generating the PWM waveform in TMS320F2812

7.3 CONTROLLER IMPLEMENTATION WITH TMS320F2812:

7.3.1 ADC IMPLEMENTATION:

The ADC of TMS320F2812 could be triggered by the software, EVA/B or the external pins. In our DSP platform, we set up the ADC triggered by the Event Timer A, whose frequency is supposed to be equal to the sampling frequency of ADC, since the SOC of ADC is designed to triggered by the underflow of the timer ramp signal, as shown in Figure 7-4.





The SOC (start of conversion) is started by the Timer A, and once the conversion is finished, the EOC (end of conversion) interrupt is triggered, and then the ADC interrupt routine is called in the program. In ADC interrupt routine, DSP first reads the sample result from the ADC result registers and then processes the data, such as filtering or averaging the data. After that, DSP calculates the compensator and gets the result, which is supposed to be the new value of the duty cycle. Finally, the PWM modulated value is calculated in terms of the new duty cycle, and then the registers are updated before the next trigger of the ADC conversion.

7.3.2 **PWM IMPLEMENTATION:**

The PWM modules of TMS320F2812 can set up the period register TxPR and configure register TxCON to initialize the frequency and configuration of PWM. To generate the gate driver signals for the DC-DC converter, the PWM frequency is designed to be equal to the switching frequency, which is 400 kHz. To avoid the limit cycle, the resolution PWM must be greater than the resolution of ADC. The PWM signal of TMS320F2812 has 16-bits resolution, while the resolution ADC is 12 bits. Therefore, TMS320F2812 provides the most reasonable resolution for the digital controller implementation.

The power stage we are using for the digital control investigation is DC-DC Buck converter. There are two kinds of cases for the converter, which includes symmetrical and asymmetrical cases. For the symmetrical case, the gate signals of primary side have the same duty cycle ratio but with 180-degree phase shift, while for the asymmetrical case, the gate signals of the primary side are complimentary signals with dead time. Further, we should generate the complementary signals with controlled dead time for the secondary side signals. TMS320F2812 can provide the minimum increment of PWM signal or the minimum dead time as one clock cycle 6.67ns, which is supposed to be sufficient for the HB converters requirement.

The figure 7-5 and 7-6 show how to generate the primary and secondary PWM signals with PWM generator of TMS320F2812. To get the accurate dead time and phase shift of the signals, we generate the signals based on the same timer, which is set up in Event Manager A. The symmetrical ramp signals are achieved by using Event Manager A timer in a PWM module. Using given duty cycle values from the compensator calculation, the four compare values are calculated to get responding values, and then the compare registers are set up respectively.




Figure 7-5: Symmetrical PWM signals generating




Figure 7-6: Asymmetrical PWM signals generating

7.3.3 **PROGRAM STRUCTURE**:

The complete real-time controller implementation is interrupt driven. The PWM module loads the new value of the duty cycle at the beginning of every switching cycle. All calculations regarding the duty cycle are implemented in the ADC interrupt routine. Given the ADC sampling frequency of 1.4MHz, the interrupts are 700ns. Taking into account the interrupt response time, the time available for the processor to compute the new value of the duty cycle is about 700ns or 100 instructions. A flow chart of the controller implementation is shown in Figure 7-7.

In the practical implementation of a controller in DSP, the following critical issues have to be considered:

- The input signals are sampled, and then the signal is filtered by a low-pass filter to reduce the noise. Since the bandwidth of the low-pass filter is going to affect the whole bandwidth of the loop, that bandwidth should be considered carefully.
- The soft start is used to avoid the transient overshoot when a system is started up. In the soft start module, the duty cycle is increased with a small step to avoid a sharp ascend of the output signal.
- > The duty cycle is limited from 0 to 0.45 as a protection objective.




Figure 7-7: Flow chart of controller implementation in DSP

CHAPTER 08 SIMULSTION RESULTS

8. SIMULATED MODEL OF DC-DC BUCK CONVERTER

The open loop Simulink model of DC-DC Buck converter is given in figure 8-1.

The circuit parameters are in Table 8-1.




Figure 8-1: Open loop Simulink model of buck converter

PARAMETERS	VALUES
INPUT VOLTAGE (Vin)	12V
OUTPUT VOLTAGE (Vo)	2V
INDUCTOR (L)	41 μΗ
ESR OF INDUCTOR (RL)	10mΩ
CAPACITOR(C)	375µF
ESR OF CAPACITOR (RC)	30mΩ
LOAD RESISTANCE(R)	10Ω
DUTY CYCLE(D)	0.166

 Table 8-1: Circuit parameters of Buck converter

8.1 SIMULINK MODEL OF PID COMPENSATED SYSTEM:

The PID controller designed via root locus and Frequency response method for DC-DC Buck converter in Chapter 04. And the performance parameters are listed in Table 8-2




Figure 8-2: PID compensated Buck converter




Figure 8-3: Step response of Uncompensated and Compensated buck converter

8.2 SIMULINK MODEL OF BUCK CONVERTER WITH FUZZY LOGIC CONTROLLER:

Fuzzy logic controller designed in chapter 06 for DC-DC Buck converter is in figure 8-4. Output response of Buck converter with Fuzzy Logic Controller is in figure 8-5. And the performance parameters are listed in Table 8-2.




Figure 8-4: Simulink model of Buck converter with Fuzzy Logic Controller




Figure 8-5: Output response of Buck converter with Fuzzy Logic Controller

8.3 SIMULINK MODEL OF FPID COMPENSATED BUCK CONVERTER:

Simulink model of FPID controller is shown in figure 8-6. FPID (Fuzzy Based PID) controller is designed for DC_DC Buck converter in chapter 06 and the compensated system is in figure 8-7.




Figure 8-6: FPID controller.




Figure 8-7: Simulink model of FPID compensated Buck converter.

The MATLAB/Simulink simulation tests the transient and state-state response of the system to various disturbances from the source and load with using the model in Figure 8-7, with the controller regulating the change in the duty cycle. The simulation is designed to compare the open-loop response of the system with the compensated closed-loop response of the system.

The conditions simulated are the same as in section 3.8 and consist of the following:


- Connection to the 12 V DC power source
- > 1 Amp step change in the load current
- ➢ 1 volt step change in the power source


The controller is a fuzzy logic PID with the control surfaces outline in section 6.4. The controller contains the required input and output gains mentioned in sections 6.4.1 and 6.4.6. The ADC of the controller has a resolution of 4:8828 10 4 V and a gain of 0.1, while the DPWM has a resolution of 2:4414 10 4 V. Other assumptions made are:

- > The output ripple due to switching is ignored.
- > All other disturbances from the power source, including noise, are ignored.

8.3.1 RESPONSE TO 12 V DC POWER SOURCE:

The response of the open-loop system and the system compensated by a fuzzy logic PID controller for a 12 V DC power source can be seen in Figure 7.2. Both responses have zero steady-state error since the initial condition of the duty-cycle, D is 0.2891, is chosen so that is met. The open-loop response has a maximum overshoot of 70 percent while the closed-loop response has a maximum overshoot of 2.5 percent. In addition, the settling time has been reduced from 2.75 msec to 1.3 msec. However, the rise time has been increased from 0.2 msec to 0.6 msec. The response is shown in figure 8-8.





8.3.2 **RESPONSE TO 1V STEP CHANGE IN POWER SOURCE:**

The time response of the open-loop and closed-loop system compensated by a fuzzy logic PID controller for a 1 V step change in the source can be seen in Figure 8-9. The figure shows that the steady-state error improves from 8 percent to less than 1 percent for the simulation. The steady-state error of the compensated system eventually decreases to zero because of the integral action. In addition, the maximum overshoot improves from 6 percent to less than 1 percent.




Figure 8-9: Time response of open-loop and closed-loop system to 1 v step change in power source

8.3.3 RESPONSE TO 1A STEP CHANGE IN LOAD CURRENT:

The time response of the open-loop and closed-loop system compensated by a fuzzy logic PID controller to 1 A step change in the load can be seen in Fig 8-10. It can be seen from this figure that the steady-state error decreases from 1 percent to zero. In addition, the maximum undershoot improves from 12 percent to 3 percent and the maximum overshoot improves from 7 percent to 2 percent.




Figure 8-10: Time response of open-loop and closed-loop system to 1 A step change in load current.

8.3.4 COMPARISON BETWEEN ANALOG PID, FUZZY AND FPID CONTROLLERS:

The table 8-2 shows the comparison between the performance parameters (i-e Rise time, Settling time, Overshoot and Steady-state error) of the different control methodology.

PERFORMANCE PARAMETERS	OPEN LOOP	PID CONTROLLER	FUZZY CONTROLLER	FPID CONTROLLER
RISE TIME(msec)	0.2	0.15	0.11	0.6
SETTELINGTIME (msec)	2.75	2.3	1.5	1.3
OVERSHOOT(%)	70	12	3.3	2.5
STEADY STATE ERROR(mV)	1.8	0	0	0

Table 8-2: Comparison between PID, FUZZY and FPID controller.

104 Department of Electrical And Electronic Engineering, IUT, OIC.

8.4 SLIDING MODE CONTROL FOR DC-DC BUCK CONVERTER:

In this section the simulation results are presented for comparison between the different control methods that are discussed in above sections undergoing load current step transient, input voltage step transient. The results of comparison are explained. There are two different types of comparison study which are presented here. The first one is the performance comparison between PID voltage-mode controlled buck converter and Sliding Mode controlled buck converter. The second one is the performance comparison between peak current-mode controlled buck converters with Sliding Mode controlled buck converter.

The control methods have the same power circuit parameters and operate at the same input and output voltages. The design specifications and the circuit parameters, for simulation are chosen as: input voltage Vin =20V, desired output voltage Vo =5V, inductance L =3mH, capacitance C=69 μ F, and minimum load resistance Rmin =10 Ω , maximum load resistance Rmax=15 Ω , voltage reduction factor K1 =0.4, proportional gain Kp =2, and the upper and lower threshold of ramp voltage VL =3.8 and Vu=8.2. The sliding coefficients C1 =2 and C2 =0.001. The switching frequency is set to 100 kHz. The basic Block diagram of Sliding Mode Control fo buck converter is shown in figure 8-11.




Figure 8-11: Basic structure of an SMC buck converter system

8.4.1 OUTPUT RESPONSE DUE TO STEP CHANGE IN LOAD RESISTANCE FROM 15Ω TO 10Ω BACK TO 15Ω :

The figure 8-12 shows the comparison between Voltage Mode Control (PID) and Sliding Mode Control (SMC). The figure 8-13 show the inductor current while figure 8-12 show the output voltage. Output Voltage response for a change in input voltage from 20V to 15V and back to 20V is shown in figure 8-14.




Figure 8-12: Output voltage response due to a step change in load resistance from 15Ω to 10Ω back to 15Ω




Figure 8-13: Inductor Current response due to a step change in load resistance from 15 Ω to 10 Ω and back to 15 Ω

106 *Department of Electrical And Electronic Engineering, IUT, OIC.*




Figure 8-14: Output Voltage response for a change in input voltage from 20V to 15V and back to 20V

8.5 CONCLUSION:

Current trends in electronics require operation at low voltages with higher currents. In order to supply power to these electronics, PWM power converters are required which are able to deliver these voltages and currents efficiently. One such converter capable of delivering these requirements is the buck converter. The circuit is capable of generating lower voltages with a more median duty cycle.

In addition, digital control schemes are replacing the use of analog control schemes when controlling PWM power converters. Digital schemes, implemented through the use of DSPs, offer immunity to component variations, digital system compatibility, and the ability to incorporate advanced control schemes which is not available in analog counterparts.

One advanced control scheme which can be implemented with DSP is fuzzy logic PID control. Fuzzy logic PID control is a nonlinear control scheme with piecewise linear proportional, integral, and derivative gain to control the duty cycle of the system. Control of the duty cycle, in turn, controls the output voltage of the system. The fuzzy logic controller is designed to only implement proportional, integral, and derivative gains when they are appropriate to reduce the error signal of the system. Using fuzzy logic control, the time-domain response of the closed-loop system is improved with respect to the open-loop system. The overall speed of the system is also increased, as seen by the decrease of the settling time when the converter is connected to the power source. The system is also capable of fully rejecting disturbances by reducing the steady-state error to zero for a connection to a 12 V DC power source, a 1 A step change in load current, and 1 V step change in the power source voltage. In addition, the stability of the system is improved by reducing the overshoot/undershoot in all simulations. In all, the overall performance of the system is improved compared with the open-loop operating condition.

The different control methods for dc-dc buck converter are discussed. The simulation results are also presented. The results of comparison are explained. The dynamic results in order to validate the disturbance rejection in larger range of variations are presented. The SM control method shows better dynamics for changes in input voltage and load compared to the PWM voltage-mode and current-mode control methods. It can be seen that the SM control method can well regulate the output voltage even in large range of load and line variation.

Further investigation of the buck converter requires modeling and running a co-simulation between MATLAB/Simulink and circuit modeling software; either Synopsys Saber or Orcad PSpice. In addition, further investigation of the control of the buck converter required investigation into current-mode control and using fuzzy logic PID to regulate it. Finally, to test the control and circuit designs, the circuit should be constructed from the corresponding components, a programmed DSP provide the fuzzy logic controller, and the entire system tested to ensure functionality.

8.6 FUTURE WORK:

In future work, the system will focus on how to optimize the digital controller, which includes: reducing the number of the instructions to increase the achievable sampling frequency, implementing the synchronization of the sampling and switching cycle, tuning up the coefficients of the compensator and increasing the bandwidth of the low-pass filter to improve the transient response of the system.

A more complicated and nonlinear algorithm will be attempted in DSP to improve system performance, which is generally difficult to implement in analog circuits. This algorithm may include adaptive and predictive control or a control based upon efficiency peaking, thermal management and other factors.

The DSP can also play an important role in managing, monitoring and testing of the power system. DSP can be used to execute data acquisition, signal conditioning, filtering, spectral analysis and transient capture, and it has the capability to monitor and control systems concurrently. This is particularly useful in adaptive control because the controller can dynamically change the structure or parameters in real time in response to variations in system behavior. Testing capabilities built into power electronics systems are used to identify system parameters for automatic tuning of controller gains and to locate faults in the event of a failure. Such systems facilitate testing by performing a selected acquisition of data and recording the stimulated system responses.

LIST OF REFERENCES

[1] Jinwen Xiao, Angel Peterchev, Jianhui, Seth Sanders, "*An Ultra-Low-Power Digitally-Controlled Buck Converter IC for Cellular Phone Applications*", Applied Power Electronics Conference and Exposition, 2004. Nineteenth Annual IEEE, Volume 1, Issue, 2004 Page(s): 383 - 391 Vol.1

[2] Robert V. White, "*Digital Control Concepts For Power Supply Engineers*", Worldwide Technology Group. Available at:http://www03.ibm.com/procurement/proweb.nsf/objectdocswebview/file8++bob+white+digital+ control+concepts+presentation/\$file/8+-+bob+white+digital+control+concepts+presentation+20060829.pdf

[3] Ned Mohan, Tore M. Undeland, William P. Robbins, "Power Electronics: Converters, Applications, and Design", 3rd Edition, Wiley

[4] Benjamin J. Patella, —High-Frequency Digital PWM Controller IC for DC-DC Converters^I, IEEE Transactions on Power Electronics, VOL, 18,NO.1, January 2003

[5] Issa Batarseh, -Power electronic Circuitsl, University of Central Florida, 2004

[6] Hong Mao and Songquan Deng, "Unified steady-state model and DC analysis of half-bridge DC-DC converters with current doubler rectifier", APEC '04. Nineteenth Annual IEEE, Volume: 2, 2004 Pages: 786 - 791 vol.2

[7] Hong Mao and Jaber A. Abu-Qahouq, —A New Duty-Cycle-Shifted PWM Control Scheme for Half-Bridge DC-DC Converters to Achieve Zero-Voltage-Switching|, 2003 IEEE, pp.629-635

[8] Charles L. Phillips, — Digital Control System Analysis and Design^I, 3rd Edition, New Jersey, 1995

[9] Liping Guo, —PID Controller Modifications to Improve Steady-State Performance of Digital Controllers for Buck and Boost Convertersl, IEEE 2002,pp.381-388

[10] Aleksanda Prodic, —Design and Implementation of Digital PWM Controller for a High-Frequency Switching DC-DC Power Converter^{||}, IEEE, 2001, IECON'01, pp. 893-898

[11] http://powerelectronics.com/mag/405PET3236.pdf

[12] http://services.eng.uts.edu.au/~venkat/pe_html/ch07s1/ch07s1p1.htm

[13] <u>http://www.maxim-ic.com/appnotes.cfm/appnote_number/751</u>

[14] http://www.elecdesign.com/Files/29/11265/11265_01.pdf

[15] http://powerelectronics.com/mag/power_buck_converter_losses/index.html

[16] Frank De Stasi & Mathem Jacob, "*Magnetic Buck Converters for Portable Applications*", National Semiconductor. Available at: http://www.national.com/appinfo/power/files/buck_converters.pdf

[17] M. H. Rashid, Power Electronics: Circuits, *Devices and Applications (3rd Edition)*, Prentice Hall, 2003.

[18] S. C. Tan, Y. M. Lai, M. K. H. Cheung, and C. K. Tse, "On the practical design of a sliding mode voltage controlled buck converter," *IEEE Trans. Power Electron.*, vol. 20, no. 2, pp. 425–437, Mar. 2005.

[19] R.Venkataramanan, "Sliding mode control of power converters," *Ph.D. dissertation, California Inst. Technol., Dept. Elect. Eng., Pasadena*, CA, May 1986.

[20] Timothy L. Skvarenina, (2001) The Power Electronics Handbook (Industrial Electronics series), CRC press.

[21] M. Ahmed, M. Kuisma, K. Tosla, and P. Silventoinen, "Implementing sliding mode control for buck converter," *in Proc. IEEE PESC Rec.*, vol. 2, pp. 634-637, Jun. 2003.

[22] M.Ahmed, M. Kuisma, K. Tosla, P. Silventoinen, and O. Pyrhonen, "Effect of implementing sliding mode control on the dynamic behavior and robustness of switch mode power supply(buck converter)," *in Proc. 5th Int. Conf. Power Electron. Drive Syst.*, vol. 2, pp. 1364-1368, Nov.2003.

[23] S. C. Tan, Y. M. Lai, M. K. H. Cheung, and C. K. Tse, "On the practical design of a sliding mode voltage controlled buck converter," *IEEE Trans. Power Electron.*, vol. 20, no. 2, pp. 425–437, Mar. 2005.

[24] Aleksanda Prodic, "Design and Implementation of Digital PWM Controller for a High-Frequency Switching DC-DC Power Converter", IEEE, 2001, IECON'01, pp. 893-898.

[25] Robert W. Erickson, "Fundamentals of Power Electronics Sencond Edition", Second Edition, University of Colorado, 2000.

[26] Aleksanda Prodic, "Design Controls of High Frequency Switching Power Converters", APEC, 2004 Seminar.

[27] Texas Instruments Incorporated, "Implementation of PID and Deadbeat Controllers with the TMS320 Family", APPLICATION REPORT: SPRA083

[28] Texas Instruments Incorporated, "TMS320F2810, TMS320F2811, TMS320F2812, TMS320C2810, TMS320C2811, TMS320C2812 Digital Signal Processors Data Manual"

[29] "TMS320C28x DSP CPU and Instruction Set Reference Guide", Texas Instruments Corporation.

[30] Fassois, S. "Microprocessors and their applications to control systems", Diploma Thesis, Control Systems Division, National Technical University, Athens, Grece, 1982.

[31] Parnell, K., Bryner, R., "Comparing and Contrasting FPGA and Microprocessor System Design and Development", White Paper 213, Vol. 1, No. 1, July 21 2004.

[32] Chen, C.Y., Chen, C.C. and Chiu G.T.-C. "Adaptive Robust Control of Media Advance Systems for Thermal Inkjet Printers", Mechatronics, v 10, 2000, p111-126.

[33] Stepper Motor Basics, Industrial Circuits Application Note, <u>http://www.ericsson.se/mocroe/apn_ind.html</u>

[34] Roppenecker, G. and O'reilly, J. "Parametric Output Feedback Controller Design", *Automatica*, 1989.

[35] Bennett, Stuart. "The Past of PID controllers", Annual Review in Control, v 25, 2001, p 43-53.

[36] VanDoren, Vance. "Understanding PID control", Control Engineering, June, 2000, p 53-56.

[37] VanDoren, Vance. "PID: Still the One", Control Engineering, December, 2003, p 28-29.

[38] DSIR. "Automation." Her majesty's Stationery Office, London. 1956.

[39] Williams, G. P. L. "Trends of development in the British instruments industry", *Instrument Engineer*, 1957.

[40] Turner, A. "Computer in process control: a panel discussion", *Instruments & Control Systems*, 1970.

[41] J. Mahdavi, M. R. Nasiri, and A. Agah, "Application of neural networks and state-space averaging to a DC/DC PWM converter in sliding mode operation," in *Proc. IEEE Conf. IECON*, vol. 1, pp. 172–177, 2000.

[42] S. C. Tan, Y. M. Lai, C. K. Tse, and M. K. H. Cheung, "Adaptive feedforward and feedback control schemes for sliding mode controlled power converters," *IEEE Trans. Power Electron.*, vol. 21, no. 1, pp. 182–192, Jan. 2006

[43] Hayes, L. "Optimizing Optical Encoder Performace." Sensors. v 12, April 1995, p 65-68.

[44] Lumkes, J.H. Jr., "Control Strategies for Dynamic Systems." New York: Marcel Dekker, Inc.

[45] Lin, H.Y., Lu, M.C., Horng, J.H., Yang, T.B., Hsieh. S.C., Hsiao, C.Y., Tai, H.M. and Chen, J.S. "DC Servo Speed Control of an Inkjet Print Head Transport System Using a Phase-Locked Loop." Proceedings of the 1996 4th International Workshop on Advanced Motion Control. 1996.

[46] Best, E. "Phase-Locked Loops – Theory, Design, and Applications." New York: McGraw-Hill. 1993.

[47] Adkins, C. —Velocity Control Of An Inkjet Print Head Transport System Using An All-Digital Phase-Locked Loop. M.S. Thesis, University Of Kentucky. 1997.

[48] Adkins, C.A., Marra, M.A. "Modeling of a phase-locked loop servo controller with encoder feedback." Proceedings IEEE Southeastcon'99. Technology on the Brink of 2000. 1999, p 59-63.

[49] J. Mahdavi, A. Emadi, and H. A. Toliyat, "Application of state space averaging method to sliding mode control of PWM DC/DC converters," in *Proc. Conf. Rec. IEEE IAS Annu. Meeting*, vol. 2, pp. 820–827, Oct. 1997.

[50] L. Iannelli and F. Vasca, "Dithering for sliding mode control of DC/DC converters," in *Proc. IEEE PESC Rec.*, vol. 2, pp. 1616–1620, Jun. 2004.

[51] S. C. Tan, Y. M. Lai, C. K. Tse, and M. K. H. Cheung, "Adaptive feedforward and feedback control schemes for sliding mode controlled power converters," *IEEE Trans. Power Electron.*, vol. 21, no. 1, pp. 182–192, Jan. 2006.

[52] Deshpande, A.V., Kamasak, M., Thoon, K.L, Chiu, C.T.-C., Bouman, C., Allebach, J., Fedigan, S., Schafer, D. and Cole, C. "Design and Implementation of a DSP based Inkjet Printer Motion Control System for Dynamic Print Mode Control." International Conference on Digital Printing Technologies. 2001.

[53] Chin Chang, "Robust Control of DC-DC Converters: The Buck Converter", Power Electronics Specialists Conference, 1995. 26th Annual IEEE Volume 2, Issue , 18-22 Jun 1995 Page(s):1094 - 1097 vol.2

[54] Chang, C., "*Mixed Voltage/Current Mode Control of PWM Synchronous Buck Converter*", Power Electronics and Motion Control Conference, 2004. IPEMC 2004. The 4th International, Publication Date: 14-16 Aug. 2004, Volume: 3, On page(s): 1136-1139 Vol.3

[54] Deshpande, A.V. "Printer System for Dynamic DSP Based Inkjet Print Mode Control." M.S. Thesis, Purdue University. 2001.

[55] Issa Batarseh, -Power electronic Circuitsl, University of Central Florida, 2004

[56] Hong Mao and Songquan Deng, "Unified steady-state model and DC analysis of half-bridge DC-DC converters with current doubler rectifier", APEC '04. Nineteenth Annual IEEE, Volume: 2, 2004 Pages: 786 - 791 vol.2

[57] Hong Mao and Jaber A. Abu-Qahouq, —A New Duty-Cycle-Shifted PWM Control Scheme for Half-Bridge DC-DC Converters to Achieve Zero-Voltage-Switchingl, 2003 IEEE, pp.629-635