Efficient design of sum product decoding in log domain for LDPC codes in wireless network

Show simple item record

dc.contributor.author Rashid, Tahmid
dc.contributor.author Refayet, Sami
dc.contributor.author Ovee, Shahriar Arefin
dc.date.accessioned 2022-01-13T09:11:32Z
dc.date.available 2022-01-13T09:11:32Z
dc.date.issued 2012-11-15
dc.identifier.citation [1] J. C. Mackay and R. M. Neal, “Near Shannon limit performance of low-density parity-check codes,” Electron. Lett., vol. 32, pp. 1645-1646, Aug. 1996. [2] R. G. Gallager, “Low-Density Parity-Check Codes”. Cambridge, MA: MIT Press, 1963 [3] S. Lin and D. J. Costello, Jr., Error Control Coding: Fundamentals and Applications. Englewood Cliffs, NJ: Prentice Hall, 1983. [4] M. Fossorier, M. Mihaljevic, and H. Imai, “Reduced complexity Iterative decoding of low-density parity-check codes,” IEEE Trans. Commun., vol. 47, pp. 673-680, May 1999. [5] J. C. MacKay, “Good error-correcting codes based on very sparse Matrices,” IEEE Trans. Inform. Theory, vol. IT-45, pp. 399-432, Mar. 1999. [6] Chung, k. and Huo, J. “Improved Belief Propagation (BP) Decoding for LDPC Codes with a large number of short cycles” IEEE 63rd Vehicular Technology Conference, 2006. VTC 2006- Spring. [7] Varnica, N.; Fossorier, M.P.C.; Kavcic, A, "Augmented Belief Propagation Decoding of Low-Density Parity Check Codes," Communications, IEEE Transactions on , vol.55, no.7, pp.1308- 1317, July 2007 [8] Yuan-Mao Chang; Vila Casado, A.I.; Chang, M.-C.F.; Wesel, R.D. “Lower-Complexity Layered Belief-Propagation Decoding of LDPC Codes” IEEE International Conference on Communications, 2008.ICC'08. [9] Gounai, S.; Ohtsuki, T.; Kaneko, T.;” Modified Belief Propagation Decoding Algorithm for Low-Density Parity Check Code Based on Oscillation” IEEE 63rd Vehicular Technology Conference, 2006.VTC 2006-Spring. Volume: 3 Page(s): 1467 – 1471. [10] VarnicaNedeljko; Fossorier Marc; , "Improvements in beliefpropagation decoding based on averaging information from decoder and correction of clusters of nodes," Communications Letters, IEEE , vol.10, no.12, pp.846-848, December 2006 [11] S.Y. Chung, J. G. D. Forney, T. Richardson, and R. Urbanke, “On the design of low-density parity-check codes within 0.0045 dB ofthe Shannon limit,” IEEE Commun. Lett., vol. 5, Feb. 2001, pp. 58-60. [12] Richardson, T. J.; Shokrollahi, A.; and Urbanke R., “Design of Capacity-approaching low-density parity-check codes,” IEEE Trans. Inform. Theory, vol. 47, Feb. 2001, pp. 619-637. LVII | P a g e [13] Miladinovic, N.; Fossorier, M.P.C “Improved bit flipping Decoding of low-density parity check codes” IEEE International Symposium on Information Theory, 2002. [14] Guo F. and. Hanzo L., “Reliability ratio based weighted bitflipping Decoding for low-density parity-check codes,” IEEE Electron.Lett., vol. 40, pp. 1356-1358, Oct. 2004. [15] Ming Jiang; Chunming Zhao; Zhihua Shi; Yu Chen; , "An Improvement on the modified weighted bit flipping decoding Algorithm for LDPC codes," Communications Letters, IEEE , vol.9, no.9, pp. 814- 816, Sep 2005 [16] Zhang J. and Fossorier M., “A modified weighted bit-flipping Decoding of low density parity-check codes,” IEEE Commun. Lett., vol. 8, pp. 165-167, Mar. 2004. [17] Shan M.; Zhao C.; Jiang M., “Improved weighted bit-flipping Algorithm for decoding LDPC codes,” IEE Proc.-Commun., vol. 152, pp. 919922, Dec. 2005. en_US
dc.identifier.uri http://hdl.handle.net/123456789/1237
dc.description Supervised by Prof. Dr. Mohammad Rakibul Islam, Department of Electrical and Electronic Engineering (EEE), Islamic University of Technology (IUT), Board Bazar, Gazipur-1704, Bangladesh en_US
dc.description.abstract A coding and modulation technique is studied where the coded bits of an irregular low-density parity-check (LDPC)code are passed directly to a modulator .At the receiver, the variable nodes of the LDPC decoder graph are connected to detector nodes, and iterative decoding is accomplished by viewing the variable and detector nodes as one decoder. The code is optimized by performing a curve fitting on extrinsic information transfer charts. Low Density Parity Check Codes (LDPC) gives groundbreaking performance which is known to approach Shannon‟s limits for sufficiently large block length. Historically and recently, LDPC have been known to give superior performance than concatenated coding. In this paper we propose a very simple but powerful method for the Sum Product decoding of LDPC codes. A simple, yet effective decoding algorithm is proposed for low-densitya parity-check (LDPC) codes, which significantly simplifies the check node update computation of the optimal sum-product algorithm. It achieves essentially optimal performance by applying scaling in the decoder‟s extrinsic information. If no such scaling is applied, then the proposed algorithm has small performance degradation. Our method improves the performance of the existing log-domain sum product coding. This is done by introduction of a difference to sum ratio factor, in the check to bit node updating process. In this paper we compare the two methods and show that our proposed algorithm is better than the existing one. Our proposed algorithm gives us better signal to noise ratio for a reasonable complexity. Simulation results demonstrate that the proposed algorithms are effective in imparting a better performance in terms of a lower bit error rate (BER) at medium to high signal to noise ratio (SNR) when compared to the traditional sum product algorithm while adding fair amount of complexity en_US
dc.language.iso en en_US
dc.publisher Department of Electrical and Electronic Engineering, Islamic University of Technology (IUT), Board Bazar, Gazipur-1704, Bangladesh en_US
dc.title Efficient design of sum product decoding in log domain for LDPC codes in wireless network en_US
dc.type Thesis en_US


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search IUT Repository


Advanced Search

Browse

My Account

Statistics